

SERVICE MANUAL

DAEDALUS - LOCK

Version BSMS 004

BRUKER - SPECTROSPIN AG

This Manual was written by

C.Gosteli; B.Jud; A.Kuster; A.Schwilch, S.Leemann, C.Schumacher

Translated and Desktop Published by

Craig M. Brumby and Beat Jud

Spectrospin AG, CH-8117 Fällanden

Modified for BASH 2.0 by U. Roos - December 1996

P/N: Z31130
DWG-Nr.: 806 004

Contents

Contents

List of Index

D

E

Q

R

S

Introduction

About Daedalus

Those of you with a knowledge of ancient Greek history will no doubt recognise the name we have used for our new digital lock. Daedalus and his son Icarus, in an effort to flee from one island to another, built two sets of wings in order to fly to freedom. The wings were constructed of feathers glued to a wicker frame with wax. The wings functioned beautifully and they set over the ocean. In his joy Icarus flew higher and higher and, heeding Daedalus no longer, plunged to his death after flying too close to the Sun. His wax had melted and the wings disintegrated. His wise father Daedalus flew on for a great distance - safely reaching his goal.

Just as the original Daedalus came to be a legend so too is our Digital Daedalus Lock System destined to receive great acclaim. Inspired by the same soaring philosophy and thorough preparation our Daedalus Lock will perform for you to achieve the ever more exacting demands for NMR in the 90's!

Your Manual Contains

Your manual features three major areas to help you quickly locate your subject of interest.

The first two chapters -'General Description' and 'Operation' - provide an overview of the entire system with specifics for operation.

The following three chapters 'Lock Transmitter', 'Lock Receiver', and 'Lock Controller' cover in detail the print boards from which the Digital Lock is constructed. Function descriptions, general information, schematics, diagrams and testing information for the boards are all located in this mid section.

The final chapters give you an overview of the System Software, Technical Data, Error Messages and Correcting Technique. The appendix includes various frequency and range information and a list of abbreviations we hope you will find useful.

For your convenience we have also included at the rear a 'List of Figures' and a 'List of Tables'.

Sincerely Yours

'The Daedalus Team'

SPECTROSPIN AG

General Description 2

Introduction 2.1

To compenstate or eliminate the effects of drift and disturbances to the magnet sysem, a special regulating system has been employed. Every variation in the magnetic field brings about a change in the magnetic resonance signal.

To achieve the necessary high stability we employ a special measurement/regulation system known as the LOCK CHANNEL. This requires an independent, complete transmission/receiving channel for Deuterium that is used to stabilize the magnetic field with a regulating system.

Deuterium is added to samples that we wish to measure. In most cases Deuterium has no influence on the outcome of experiments conducted with the NMR system.

In special cases where Deuterium is the substance of interest an alternative lock channel can be used. This alternative channel (option) uses Fluorine as the lock substance.

The Daedalus Lock is applied to ARX, AMX, DRX, DMX, DPX-Spectrometers.

Features 2.2

-ULTRA LOW NOISE DESIGN

-SIGNIFICANT IMPROVEMENTS IN SHORT AND LONG TIME STABILITY

-LOWEST T1 NOISE IN 2D - SPECTRAS

-INDEPENDEND IN TEMPERATURE CHANGES

-HIGH SUPPRESSION OF MAGNETIC FIELD DISTURBANCES

-VARIABLE REGULATION PARAMETERS

-FAST SEARCH OF LOCK SIGNAL AND FAST LOCK IN (Bloch' Regulator)

-ADJUSTABLE LOCK FREQUENCY (+-1MHz)

-VARIABLE LOCK SHIFT (+-200ppm)

-NARROW LOCK TRANSMITTER SPECTRUM (Blackman Window)

-COMPUTER CONTROL OF ALL LOCK PARAMETERS

-IMPLEMENTED START UP AND RUN TIME DIAGNOSTICS

-FEATURES FOR GRADIENT SPECTROSCOPY

-ALTERNATING PHASE RECEIVING

-DIGITAL SIGNAL PROCESSING IN RECEIVER AND CONTROLLER

-MOUNTED in 19' HF MOULDED CASES

-GALVANIC ISOLATION between Analog- und Digital elements

-ON FIELD change over to Fluorine (Option)

Daedalus Lock Catchwords (for Bash) 2.3

Lock Controller, Lock Receiver, Fluorine Lock, 19F Chemical Shifts, 2H Chemical Shifts, 19F RX Option, 19F TX Option, Auto Gain, Auto Lock, Auto Phase, Auto Power, BSMS Servicetool, Current Source, Deuterium Frequency, Drift, FFA, H0, Lock Gain, Lock Phase, Lock Power, Lock Shift, Lock Transmitter, Lock-Hold, PLL, RS232 Piggy Board, Sweep, Wiggles, Z0_Compensation

Figure 1: Lock Function Diagram


Digital Signal Processing
Digital Regulator
ux
uy
Rectifier
wm/2
Rectifier
wm/2
BP
BP
Mixer
LO(0°)
Mixer
LO(90°)
Probe
DHreg
Transmitter
H0-Coil

Design 2.4

The Digital Lock is located on three boards. The Receiver and Transmitter are both contained in a moulded 19 inch high frequency housing. The Digital Synthesizer and the Pulse Section (old PFP) are located on the Transmitter. The entire frequency generation is based on a 10 MHz reference. The Power, Gain, Phase, Mode and Shift settings are conducted through a serial Bus from the Controller Board. The settings are reclocked to the Controller and checked with the originals as verification. The galvanic isolation of the Bus is located on the Transmitter.

The Bus is looped from the Transmitter to the Receiver for the Lock Gain setting. The IF-Signals (Dispersion, Absorption) are digitized in the Receiver and are serially forwarded to the Controller Board via optocouplers. The sampling rate proceeds at 13.3 kHz per channel. There are some other diagnostic signals which are digitized with the same A/D-Converter for diagnostic purposes.

The Controller Board receives all User or X32 commands via the VME Interface. The 80535 microprocessor is the central element of the lock system; it receives, processes and sends the commands to the various boards. All digital signal processing, including mixing, regulating and filtering, takes place in the Signal Processor. Display data for the X32 (lock line) is produced in the DSP and sent in serial form via optocouplers to the GT01 board. The H0 power source is the only analog part located on the Cotroller Board. It is also managed by the DSP.

Figure 2: Block Diagram of the Lock



Installation 2.5

Base Version (Deuterium) 2.5.1

The following units are required for installing the Digital Lock:

Lock Receiver L-RX

Z002742 for 200 MHz Instrument

Z002743 for 250 MHz Instrument

Z002722 for 300 MHz Instrument

Z002723 for 360 MHz Instrument

Z002724 for 400 MHz Instrument

Z002725 for 500 MHz Instrument

Z002726 for 600 MHz Instrument

Z002735 for 750 MHz Instrument

Lock Transmitter L-TX

Z002744 for 200 MHz Instrument

Z002745 for 250 MHz Instrument

Z002728 for 300 MHz Instrument

Z002729 for 360 MHz Instrument

Z002730 for 400 MHz Instrument

Z002731 for 500 MHz Instrument

Z002732 for 600 MHz Instrument

Z002736 for 750 MHz Instrument

Lock Controller LCB

Z002720 for all instruments

(These three units are built into the BSMS Rack)

Cables

-Lock Display Scaler Board GX01 on the GT01 Board (X32) H2528

-HPPR (The Digital Lock is not compatible with the old preamplifier)

-LO Cable Z1740 (SMA-SMA)

-Lock Display Cable Z12115 (9Pol-25Pol) for GT01 (CPU/3)

-Lock Display Cable Z12321 (RS232) for CP/4

-Lock Receiver Cable Z12256 (BNC-SMA)

-Lock Transmitter Cable Z12257 (N-SMA)

Other cables are included in the preamplifier cable set.

Figure 3: Lock Wiring




Probehead
1H 2H
Z2743
LCB
L-TX
L-RX
10MHz
2H-REC
2H-LO
2H-LO
L-Display
2H-TR
TP-F0
BSMS
BSMS
BSMS
Z12256
Z12257
Z1740
Console Wiring
Z12206
Upgrade from BSN18 to BSMS: T-2H Burndy Plug f (SE451 10MHz R)
Console Wiring
Z12207
Upgrade from BSN18 to BSMS: PFP Burndy Plug L (Preamp./Probe Periph. Plug F)
Lock Display
To GT01 (GX01) Cable Z12115
To CPU/4 RS232 Interface Cable Z12321

Lock Parameters 3.1

The variable Lock Parameters can be divided into two groups. The first group are set via the BSMS Keyboard and relate to standard lock operation. The second group deals with special parameters and can only be set via the 'BSMS Service Tool'.

Set via BSMS Keyboard:

Button	Display	Function
SWEEP	Previous Set	
FIELD	-10000..+10000	i(H0)= -171mA..+171mA
SWEEP AMPL.	0.0..100.0	i(H0)peak = 0..+-68mA
SWEEP RATE	0.01..5.00 Hz	f(sweep)= 0.01Hz..5.00Hz
LOCK DC	-100.0..+100.0	DC-Line can be shifted +-0.5*Screen Height
LOCK PHASE	0.0..359.9 Deg	Phase(DDS) 0..359.9 Deg (endless adjustment)
LOCK POWER	-50.0..+10.0 dBm	Output power of the Transmitter (cw)
	-60.0..0dBm	Output power of the Transmitter (cw) ECL01 or later
LOCK RF GAIN	75.0 .. 155.0 dB	Receiver and Pramplifier RF Gain
AUTO GAIN	(LOCK RF GAIN)	
AUTO POWER	(LOCK POWER)	
AUTO PHASE	(LOCK PHASE)	
LOCK	(Previous Set)	
AUTO LOCK	(FIELD or SHIFT)	
LOCK SHIFT	-200.000..+200.000 ppm (@ 1H Frequency)	
LOCK DRIFT	Field Units per Day (only active in 'lock off' and 'sweep off' mode)	

Lock Menu (2.):

2.1 LOOP GAIN	-80..0 dB	PI Regulator Gain
2.2 LOOP TIME	0.001 .. 1.000 s	PI Regulator Time Constant
2.3 LOOP FILTER	1..200Hz	Cut off frequency of the lowpass filter in the regulator and the display signal.
2.4 DISPLAY MODE	Re	0: Absorption (total screen: 1/3 of ADC range)
	Re Lp	1: Absortption Low Pass
	Im	2: Dispersion
	Cont.out	3: Regulator Output
		(total screen: 244Hz @ 2D for standard bore magnet)
	Re ex.	4: Absorption 8 x expanded
	Re LP ex	5: Absorption Low Pass 8 x expanded
	FFA Spec	6: Last FFA-Spectrum (x: -2..+2kHz, y: -120..0dB)

	Cont. ex.	7: Regulator Output 8 x expanded (total screen: 30.5Hz @ 2D for standard bore magnet)
	DIAGLoLi	8: only for diagnosticDIAG-sin9: only for diagnostic DIAG-cos10: only for diagnisticDIAGCoEx11: only for diagnosticDIAG 112: reseved for further options
	DIAG 2	13: reseved for further options
	DIAG 3	14: reseved for further options
2.5 Z0-Comp.	disable	0: The Z0 compensation input is separated from the H0 current source.
	enable	1: The Z0 compensation input is switched to the current source if the Z0 piggy board (Z4P2934) is placed on the LCB.
2.6 SHIFT/FIELD	Field	0: during Autolock the field will be adjusted
	Shift	1: during Autolock the lock frequency will be adjusted (password required) this mode is automatic enabled during a 'lock' task executed from UXNMR.
2.7 RS-Baudrate	300Baud	0 Baud rate for the Lock-Display (password required)
	600Baud	1
	1200Baud	2
	2400Baud	3
	4800Baud	4
	9600Baud	5
	19.2KB	6 (default baud rate)
	38.4KB	7
2.8 Lockin PStep	0.0..20.0dB	The transmitter power is reduced by this amount after a lock-in (password required).

Manual Lock-In 3.2

The first step in manually locking on a solvent when the correct field value is not known is to search for the lock signal. One approach to finding the lock signal is to set the sweep amplitude to the maximum (100), increase the lock power (e.g., to 0 dBm), and increase the lock gain (e.g., to 120 dB). The lock DC should be set to approximately –75 and the sweep rate to 0.2 Hz. Adjust the field value until the lock signal is approximately centered on the screen, and then begin to reduce the sweep amplitude. If the signal disappears from the screen during this process, it may be brought back by re-adjusting the field value. Eventually, the lock signal should be centered on the screen with the sweep amplitude reduced to a value in the range of 2 to 5. The lock power and gain should also be reduced to a level suitable to the particular solvent. Finally, the lock phase must be adjusted. The phase is optimized when the amplitude of the sweep wiggles is the same for both directions of the field sweep. If the wiggles in one direction are larger than those in the other, adjust the lock phase to correct the imbalance. Having the correct phase is important to achieving lock-in.

Caution: Sidebands

It may be difficult, especially if the lock signal is very narrow, to observe the lock signal when the sweep amplitude is fully open, despite the high power and gain set-

tings suggested above. If this is the case, reduce the sweep amplitude. However, be warned that before locking in on an unfamiliar solvent, it is important to verify that the lock signal observed is the parent signal and not a sideband. Although it is possible to lock on a sideband, the poorer signal-to-noise ratio of the sideband will result in a poorer overall lock performance. One way to verify that the lock signal is not a sideband, once the lock signal is centered on the screen, is to set the field value to +/–5300 units (for a standard bore magnet, more for a wide bore magnet). After changing the field value it is necessary to wait a few seconds as the actual magnetic field follows slowly (due to eddy-current effects). If the original signal was indeed the parent signal, the signal observed now is a sideband and has a much lower signal amplitude. Be sure to lock on the signal with the highest amplitude.

A second caution is that optimum lock performance will only be achieved if the lock power level is set somewhat below saturation (as described below). Thus, when using lock solvents which saturate easily (e.g., Acetone-d6), the lock power should be set rather low, ideally around –20 dBm.

Once the sweep wiggles of the parent signal are centered on the screen, have the correct phase, and are at least 1/3 the height of the screen, lock-in may be started by pressing the [***LOCK ON/OFF***] key. If the wiggles are too small adjust the lock gain to compensate. A strong regulator is used for the first moment of lock-in to establish the correct field value. If lock-in is successful, a second regulator then automatically takes over, the [***LOCK ON/OFF***] LED stops blinking, and the lock power is reduced. This second regulator uses the parameters (described below) set from the BSMS keyboard or computer.

Once lock-in is achieved, the overall lock results can be improved by adjusting the lock phase to produce the maximum signal amplitude.

Optimal Operation with the Digital Lock 3.3

One advantage of the digital lock system provided by the BSMS is that the user is no longer restricted to adjusting the field value to find the lock signal. It is now also possible to adjust the actual frequency of the lock channel. This is advantageous because it allows very nearly the same magnetic field (H0) value to be used for all lock solvents. When the same H0 value is used, the absolute frequency of the reference (e.g., TMS) signal remains approximately the same, regardless of the solvent, and thus spectral referencing is no longer solvent dependent. In addition, if the absolute frequency of the TMS signal no longer varies from sample to sample, it now makes sense to define the offset frequencies of the observe and decouple channels in terms of ppm rather than Hz. This is helpful to the chemist who is used to thinking of chemical shifts in terms of ppm and not Hz, and who would know the offset frequencies in ppm appropriate for a particular sample. From the BSMS keyboard itself it is possible to adjust the frequency of the lock channel by first placing the keyboard in shift mode (see Lock Parameters on page 21), pressing the [***LOCK SHIFT***] key, and then selecting the frequency (in ppm) with the control knob.

A second advantage of the digital lock is that it allows the user to optimize the second regulator used to control H0 once lock-in has been achieved. Currently, there are two lock parameters (loop gain and loop time) available in the menu mode of the BSMS keyboard, which enable the user to control the behavior of this regulator. The following briefly describes how to set these lock parameters, in addition to the standard lock parameters, for the best lock results.

During shimming, these lock parameters are not terribly important. It is important, however, to set the lock power approximately 6 to 10 dB under saturation and to optimize the lock phase.

During critical NMR experiments (e.g., difference experiments), it is very important to have good shim values and optimal lock parameters to ensure good field stability. The most important indicator of an optimal lock parameter set is a high signal-to-noise ratio of the lock signal. To achieve this, first the lock power should be set as high as possible and yet not so high as to cause saturation. Increase the lock power in small steps and observe the lock line on the screen. The lock level should increase steadily in response to the increase in power level; when it no longer increases, or even begins to decrease, saturation has been reached. Depending on the lock solvent, this may happen rather quickly (e.g., at approximately –30 dBm for Acetone). The optimum lock power level is a few dB below saturation.

It is also important to choose the best lock receiver gain (lock gain). In general, if the lock DC is set appropriately (i.e., at approximately –75) it is sufficient to set the lock gain so that the lock line is in the upper part of the screen. The goal here is to best use the ranges of the A/D converter and the signal processor. This occurs when the lock gain is set as high as possible without causing receiver gain overflow, which can be recognized by the presence of a very noisy lock signal, and a decrease in lock level with a further increase in lock gain.

Finally, the regulator should be optimized using loop gain and loop time (see Lock Parameters on page 21). A large (i.e., less negative) loop gain value enables a better field disturbance compensation, which is what is desired. However, if the signal-to-noise ratio of the lock signal is not sufficient, too high a loop gain causes the H0 field to be noise modulated. When this occurs, the lock line oscillates visibly on the screen. Of course, this noise modulation then shows up in the NMR spectrum, which is highly undesirable. Thus, a useful rule of thumb is that the better the signal-to-noise ratio of the lock signal is, the higher the loop gain may be set. A typical loop gain setting is –35 dB. For optimum regulator performance, though, the loop gain cannot be set independently of the loop time. A typical loop time value is 0.05 s and, in general, longer loop times are necessary for lock signals with poorer signal-to-noise ratios.

Lock settings appropriate for various conditions are listed below in Table 1, Table 2, and Table 3. The settings shown in Table 1 are appropriate for a lock signal with quite a high signal-to-noise ratio, those in Table 2 are appropriate for a lock signal with a fairly poor signal-to-noise ratio, and those in Table 3 cause the regulator to behave the same as that of the old analog lock system.

One final comment is in order. If two different lock solvents yield lock signals having the same screen line position (lock level) but with a different lock gain and power setting used for each, then the system signal-to-noise ratio varies inversely with respect to the lock gain. For example, if one solvent requires 10 dB more gain than the other to achieve the same signal level, the corresponding signal-to-noise ratio is l0 dB less than that for the other solvent.

Table 1. Lock Settings for a Hump Test

Lock settings with a very high loop gain and good signal-to-noise ratio (AMX600)			
Lock Power	–30	dBm	Saturation
Lock Gain	90	dB	
Loop Gain	–10	dB	
Loop Time	0.004	s	

Table 2. Lock Settings for a 2D Experiment with H_2O Suppression

2mMol Lysozyme in 90% H_2O/ 10%D_2O (AMX600)			
Lock Power	–10	dBm	Saturation
Lock Gain	108.6	dB	
Loop Gain	–40	dB	
Loop Time	0.13	s	

Table 3. Default Lock Settings

Corresponding to the old analog lock		
Loop Gain	–32	dB
Loop Time	0.136	s
Loop Filter	200	Hz

Drift Calibration Procedure 3.4

The [***DRIFT***] function enables compensation of the magnetic field drift (in field units per day) during a long term measurement performed without lock. In order for [***DRIFT***] to provide the correct compensation, it is necessary to calibrate the magnetic field drift as follows:

1. Set the drift to zero ([***2nd***], [***DRIFT***], and choose 0 with the control knob).
2. Insert a sample with a strong lock signal.

3. Switch lock off ([***LOCK ON/OFF***]).
4. Switch sweep on ([***SWEEP***]).
5. Adjust the H0 field value until the sweep wiggles are centered on the screen ([***FIELD***]).
6. Press [***STD BY***] and wait for 24 hours without any action on spectrometer.
7. After 24 hours, enter diff-mode ([***DIFF.MODE***]) and select [***FIELD***].
8. Adjust the field value to return the sweep wiggles to the center of the screen as in step 5.. Notice the Δ value displayed on the right-hand side of the display.
9. Select drift ([***2nd***], [***DRIFT***]) and set this parameter to the Δ value found in step 8. with the same polarity. This completes the drift adjustment and further corrections are usually not necessary.
10. To save the drift value, first select the menu on the keyboard ([***2nd***] and [Y^3]).
11. Enter the security code (***'4. Service'***, [***ENTER***], ***'4.1 Sec.-Code'***, [***ENTER***], enter the code with control knob and [***ENTER***], a beep sounds if the code is correct, [***ESC***], and you are now in the submenu ***'4. Service'***).
12. Save the drift by saving the BSMS configuration (***'4. Service'***, [***ENTER***], ***'4.2 Save Config'***, [***ENTER***], you hear a beep and the message '***Done***' appears).
13. Leave the menu ([***ESC***], [***ESC***], '***Standby***').

Once [***DRIFT***] has been set to a non-zero value, magnetic field drift compensation occurs when both lock and sweep are off.

Lock Keyboard Menu Tree 3.5



Lock-Hold Operation 3.6

During gradients the Lock nucleus magnetisation is dephased therefore no field regulation is possible. Due to this situation, the regulator output should be kept constant. In order to achieve that, a pulse can be programmed with the NMR Control Word. The dedicated NMR Control Word can be found at the rear panel of the Aspect 3001 (MCI) and it should be connected to the LCB (Lock Control Board) Lock-Hold input.

Signal: NMR CTRL F2 (3)

Connector: N5 (MCI)

Pin: E

When using Lock Hold in an AMX2 (ECL04) or ARX (ECL09) System, use NMRCTRLF2(9) ,Connector N3/N as the Lock-Hold .

Program the hold pulse if possible according to the following diagram. It is not recommended to lock in between the end of the gradient and the start of the acquisition, even there is enough time.

Caution: There is a short 'Lock in Spike' (ca. 100ms) at the Regulator output after going down of the hold pulse. Be sure that the acquisition starts after or ends before this spike.

The regulator output can be observed instead of the lock line with the Lock Display Mode (BSMS Keyboard Menu 2.5 'Cont. out' or 'Cont. out exp.')

Make sure that the regulator output is constant before the gradient goes high.

Figure 4: Lock-Hold Pulse Diagram



The 'Ready LED' on the LCB is switched off during the Lock-Hold pulse.

Example of a Lock-Hold Pulse Program:

```
; xxx.setf2_3
; january 1993
; program to control NMRCONTROL F2 #3
; written based on UXNMR 921218 on ARX500

1 ze
2 d30 setf2^3 ; lock hold on
3 d31 setf2|3 ; lock hold off
6 go=2
7 exit

; e.g. d30=10ms
; e.g. d31=20ms
```

19F Lock Option 4

Introduction 4.1

In order to lock on to a substance other than Deuterium, option boards must be built into the Lock-Receiver and Lock-Transmitter.

The descriptions in this chapter deal with 19F as lock substance.

The entire Fluorine-Option consists of two BSMS modules (BSMS L-RX Option 19F, BSMS L-TX Option 19F), a HPPR 19F-Selective module, a special probehead for 19F Lock purpose and some cables.

Each Deuterium-Lock can be upgraded with a Fluorine-Option in the field very easily.

The HPPR 19F-Selective module can also be used for observe applications.

19F-Option Installation 4.2

The following units are required for installing the Fluorine-Lock-Option:

BSMS

-BSMS L-RX Option 19F Z002748 for all instruments

-BSMS L-TX Option 19F Z002749 for 200 MHz Instrument

-BSMS L-TX Option 19F Z002750 for 250 MHz Instrument

-BSMS L-TX Option 19F Z002751 for 300 MHz Instrument

-BSMS L-TX Option 19F Z002752 for 360 MHz Instrument

-BSMS L-TX Option 19F Z002753 for 400 MHz Instrument

-BSMS L-TX Option 19F Z002754 for 500 MHz Instrument

-BSMS L-TX Option 19F Z002755 for 600 MHz Instrument

-BSMS L-TX Option 19F Z002756 for 750 MHz Instrument

HPPR

HPPR 19F PREAMP MODULE 200 Z012685 ECL01 or higher

HPPR 19F PREAMP MODULE 250 Z012690 ECL01 or higher

HPPR 19F PREAMP MODULE 300 Z002599 ECL03 or higher

HPPR 19F PREAMP MODULE 400 Z002601 ECL03 or higher

HPPR 19F PREAMP MODULE 500 Z002602 ECL03 or higher

HPPR 19F PREAMP MODULE 600 Z002603 ECL03 or higher

Cables

Cable Set BSMS 19F-Option Z12318 (including the following two cables)

-19F-LO Cable Z1740 (SMA/SMA)

-19F-TR Cable Z12257 (N/SMA)

-Probehead-Cable Z2743 RG214 1.2M (BNC/N)

The two BSMS modules are realised as plug in modules. Voltage supply and control signals are connected by a print single-in-line plug. HF signals are connected directly to the Receiver/Transmitter main board with SMB print connectors.

The signal from the ‘L-TX Option 19F’ board (e.g. 19F_LO and 19F_TR) are connected to the front panel of the Lock-Transmitter (L-TX) case via coaxial cables with SMA connectors. Before screw on the SMA connector the front foil has to be pierced through at the corresponding point with a sharp object.

The 19F_LO signal to the ‘L-RX Option 19F’ board has to be connected in the same way.

Figure 5: L-TX Option 19F Installation



Installation Hints: (for L-TX Mainboard Index B only)

1.) Connect DGND (pin 14) with a wire to JU2 on the L-TX Mainboard
2.) Install second flange

Figure 6: L-RX Option 19F Installation





After completing the installation, the option modules in the L-TX and L-RX should be verified using the BSMS Servicetool. Execute the following steps on the computer:

!bsms

b (B board functions LCB)

4 (Version, Config...)

The BSMS will inform you the actual Lock configuration (example for 500Mhz unit):

Receiver 8 Type 500MHz

Transmitter 8 Type 500MHz

Rec Option 1 Fluorine Option

Trans Option 1 Fluorin Option *

(*It's not working correctly with L-TX ECL00)

This means the complete 19F-Option is acknowledged by the software and 19F operation can start.

19F-Operation 4.4

In 19F mode most Lock-Parameters have the same effect as in 2H mode. The following part is a description of Lock-Parameters which are different from regular 2H mode.

The 19F mode can be activated from the Acquisition-Parameters in the UXNMR (not implemented in version 920801). Select the 19F lock nucleus and after the next 'ii' the BSMS and the HPPR were switching to 19F.

There is an other possibility to assert the 19F mode in the BSMS. Execute the following commands with the BSMS-Servicetool:

!bsms

B board functions LCB -> B

5 Lock Substance -> 5

Read or Write Lock Substance? [R,W] -> w

Select Lock Substance: 0=Deuterium 1=Option Enter Value ->1

After these steps, the BSMS Servicetool can be exited. The 2H mode could be activated in the same manner by selecting 0 (Deuterium) as the lock substance.

The 19F signals from the probehead are much more stronger then the 2H signals. Because of this fact the receiver gain in the entire 19F receiver path is 20 dB less than the gain in the 2H receiver path.

Set the right Lock-Shift if the compound is known (see table 'Chemical Shifts' in section A). The Lock-Shift can be set directly in ppm on the BSMS-Keyboard. If it doesn't appear any signal on the screen try to search for it in the same way as in the 2H mode.

Because of the higher frequency of the 19F nucleus, H0 changes are much more sensitive. Use a Sweep Rate about six times less than in the 2H mode.

19F Lock Option

The regulating characteristic in 19F mode is also different from 2H mode. After reducing the Loop Gain by 15dB, regulating characteristic will correspond with the 2H mode.

Lock Settings for 19F which correspond with the old Analog-Lock

Loop Gain:	-47dB
Loop Time:	0.136s

Figure 7: Transmitter Block Diagram



Function Description 5.1

General 5.1.1

The Deuterium transmitter signal (2H_TR) and the Deuterium local oscillating signal (2H_LO) are generated in the HF section of the Lock Transmitter using an external 10MHz Reference Signal. The base version is equipped with a Deuterium Lock.

The Transmitter is mounted on one four layer board (Z4P2866.) and contains the following subsections:

Schematics: Z4S5381. / 2 of 10

Digitization of the 10 MHz Reference

60MHz Multiplier

N x 10 MHz Multiplier (Depends on Instrument)

Schema: Z4S5381. / 3 of 10

Direct Digital Synthesizer (DDS)

Schema: Z4S5381. / 4 of 10

Quadrature Mixer

Modulator for Temperature Unit

Attenuator and Switching

Schema: Z4S5381. / 6 of 10

Digital-Analog Converter (DAC)

Schema: Z4S5381. / 7 of 10

PFP / FFA-Mode Selector

FFA Amplifier

Digitalization of the 10 MHz Reference 5.1.2

The digitalization circuit for the 10 MHz Reference is the same as used in other NMR instruments (e.g. SE-451).

The 10 MHz sinus signal is changed by a regulating DC voltage in the IC80 Gate into a 10 MHz square wave signal. The regulating signal is taken from the average value of the symmetrical square wave and is adjusted via R112. The positive feedback (R105) stabilises the circuit and retards multiple switching of IC80 on the flank.

If the 10MHz signal is missing at input J1, the regulating voltage begins to oscillate between zero and five volts (because of charging at C61).

60 MHz Multiplier for DDS Clock Frequency 5.1.3

Using the different time delays from two gates (Pins 4 and 5 of IC81) a needle impulse (Pin 6) is generated from the digitized 10 MHz square wave signal. Such a needle impulse contains all multiples of 10 MHz (10, 20, 30 ...MHz). The R107 resistor and the C60 condensor determine the pulse width of the needle impulse and therefore also its spectral distribution. In reality the needle impulse is somewhat altered by the load.

Following generation a filter selects a frequency of 60 MHz. The operating level is reached by combining the amplifier MOD3 with an attenuator, consisting of C157, R117 and R136.

J10 is a coaxial print connector for tests. The two resistors R144 and R145 and a 50 Ohm load function together as a 20dB attenuator.

N x 10 MHz Multiplier 5.1.4

The Deuterium frequency is generated by mixing a DDS frequency and an assisting frequency. The assisting frequency is a multiple of 10 MHz and depends on instrument version. It is generated in the N x 10 MHz multiplier.

The construction of the 60 MHz Multiplier remains the same. The various assisting frequencies are listed below.

Instrument [Version]	Assisting Frequency [N x 10 MHz]
750	100 MHz
600	80 MHz
500	90 MHz
400	50 MHz
300	60 MHz
360	70 MHz
250	50 MHz
200	20 MHz

Direct Digital Synthesizer (DDS) 5.1.5

This synthesizer generates selectable frequencies that make variations in the lock frequency (Lockshift) possible. The DDS module (IC6) calculates with a clock rate of 60 MHz the amplitude values for the desired output frequency. The frequency is dependent upon the operating frequency and lies between 9 and 16 MHz. The smallest frequency shift is 14 mHz.

The DDS also allows you to quickly switch the output signal phase. This is important because the transmitting and receiving phases are different. These differences can be up to 360 degrees and the setting accuracy is less than 0.1 degree. Fast switching is possible because the DDS contains two programmable phase registers.

The serial S_BUS and 8 Bit serial-to-parallel shift registers control the DDS.
A 22 MHz low pass filter (LP1) following the DDS suppresses interference.

A low frequency function test is possible using the diagnostic channel DIAG_2.

Quadrature Mixer 5.1.6

The Deuterium frequency is generated in the quadrature mixer from the DDS and the assisting frequency N x 10 MHz. Quadrature mixing suppresses the image frequency and allows superior filtration.

The N x 10 MHz signal and the DDS signal are split in two 0 - 90 degree power splitters and mixed in two active mixers (M6 and M7). Their outputs are added together via the repeating coil TRF4. The 90 degree phase shift of N x 10 MHz is conducted with a lowpass filter (with L18) and a highpass filter (with C131). A broad band solution with 2 repeating coils (TRF2 and 3) is necessary for the DDS signal.

The image rejection is optimized with a potentiometer POT1 and the trimmable condensor C158. The N x 10 MHz frequency can be optimally suppressed by trimming potentiometer POT4. (Version ECL01: N x 10 MHz is surpressed by trimming the two condenser C174 and C175)

The mixer product (Deuterium frequency) is given to the LO-Output via the M3 amplifier and the following attenuator. In addition the LO-Signal is rectified and, as a DC voltage, used for diagnostics via the DIAG_3 connection.

Temperature Unit Modulation 5.1.7

According the prnciple described in Patent P4947 stabilizing the temperature of an NMR probe requires a modulation of the transmitter signal with a low frequency. The low frequency (F_TEMP) travels over the J1 Pin 3c plug and the coupling condensor to the active modulator M8.

The R184 resistor disturbs the Mixer symmetry so that the carrier frequency from Quadrature Mixer won’t be suppressed. For an optimal low frequency level the carrier frequency and sidebands are the same size.

Attenuator and Switching 5.1.8

The two AGC amplifiers (M4 and M5) adjust and switch the transmitter level. Control proceeds over the UAGC voltage. Transmitter power may be varied by 60dB.

The UAGC voltage will toggle according to whether adjusting (low voltage) or switching (higher voltage = 12V) is taking place.

Digital-Analog Converter (DAC) 5.1.9

The transmitter level controlling signal is produced in a DAC (IC5). This DAC is controlled by the Serial Bus and IC3 (OP) converts the current output of the DAC into a proportional voltage. The transmitter power range is adjusted via the Potentiometers POT2 and POT3. Thereafter the transmitter maximum power is first set with POT2 and then the minimum power with POT3. Both of the temperature sensors IC31 and IC32 are compensating the transmitter gain temperature drift. IC31 corrects the gain elevation angle drift and IC32 the gain offset drift.

A second DAC (IC1) may be used for switching and is quickly set via a 7 Bit Bus (EPROM_BUS). Because the In and Out Flanking of the transmitter pulse is controlled by this DAC the transmitter pulses are able to be generated in different shapes. The different shape forms are stored in the EPROM.

An OP (IC3) adds both of the DAC signals and delivers the control signal UAGC. This is possible because the control voltage UAGC acts in a linear fashion upon the transmitter power. The Zener Diode limits the UAGC to a maximum of 12 V.

PFP / FFA-Mode Switching 5.1.10

The transmitter signal from the AGC amplifier is divided after the amplifier MOD1. One part is used for the X-Option (e.g. 19F); the other part is amplified again in MOD2. In normal lock operation (PFP Mode) the transmitter signal is switched using IC4 and sent via L19 to the transmitter output (J3). Therefore C79, L19 and C119 act as a quarter wave. The print version ECL01 has an additional attenuator between the switch IC4 and L19 to reduce the transmitter signal. Thus the output level at J4 is 10dB less then the level of version ECL00. The recitfied transmitter signal may be used for diagnostics via the DIAG_1 connection.

In FFA mode IC4 switches the signal to the FFA amplifier (T7). IC4 is controlled by a TTL signal via the FFA connection. A logic high level switches on the FFA amplifier supply voltage.

If there is a lock substance other than Deuterium used the control connection L_SUBST is logic high. This switches the two Deuterium transmitter signals off.

FFA Amplifier 5.1.11

When the system is functioning in FFA (Fourier) mode this amplifier is switched on to provide the necessary increase in transmitter power. The R127 resistor controls the working point of the transistor T7.

During normal PFP Mode the anti-parallel diodes improve the switching suppression and suppress at the same time a loading of the transmitter signal.

On the other hand in FFA mode L19 and C119 are on resonance and don't load the FFA transmitter pulse.

Pulse-Section 5.1.12

All the digital control pulses for the digital lock are created in the pulse section. The pulse banks are saved in two EPROM's (IC28 and IC29). Every lock mode (Reset, FFA, Normal, Diagnostic...) has its own pulse bank. There is a maximum of two kilobytes per pulse bank. The pulse banks are controlled via the shift register IC27. The shift register is serially loaded from the lock controller board via the P_BNK0...3 connections and optocouplers (IC16, IC17, IC18). An 11 Bit counter counts the addresses from 0 to 2K (A0 to A10). The 1MHz counter clock is generated by dividing the 10 MHz reference (IC30).

Using the RCP pulses (RX_BLNK and TX_BLNK) the receiver and transmitter are switched out in normal lock mode (PFP). The two signals are galvanically separated from the lock electronics by an optocoupler (IC15).

The pulse section central unit is the PAL (IC14). Here the control signals (P_BNK0...10), the pulsebank pulses, the counter values and the RCP pulses are coordinated.

Description of the Most Important Controller Pulses:

CLR~:	Reset the Counters
LOAD~:	Counter Load Impulse
TP:	Lock Electronics Transmitter Pulse
TP_F0:	Transmitter Pulse for HP-Preamp, can drive 50 Ohms
RP1, RP2:	Receiver Pulse
FFA:	Fast Field Adjustment, activates 'Fast Lock In'
CH_SEL0..2:	Address connections for the multiplexer in the Receiver
PHASE_LOAD1:	Load Phase 0 in the DDS (Transmitter)
PHASE_LOAD2:	Load the selected Lock Phase in the lDDS
D_10MHz	10 MHz Clock
PL_CLK:	1 MHz Clock
SHAPE0...6:	Blackman Window for Transmitter-Shaping (7 Bit)
ADC_CONV:	Conversion pulse for the A/D converter in the Receiver

L_SUBST:	Lock Substance (0 = Deuterium, 1 = Option)
RX_BLNK:	Receiver Blanking- the Receiver can be switched off using this signal. The signal is galvanically separated from the Lock electronics by an optocoupler.
TX_BLNK:	Transmitter Blanking (as above)
CONT_DATA:	Serial Data from the Controller
CONT_WR˜:	Write Signal for the Serial Bus
CONT_CLK˜:	Clock for the Serial Bus
CONT_A0...2:	Addresses for the Serial Buses that are decoded in IC23 (0=Status Shift Register, 1=Lock Power, 2=DDS, 3=DDS, 4=Lock Gain, 5=PLL for Option)
CONT_DATAR:	Connection to read back the serial data for diagnostics

Figure 8: Pulse diagram for PFP (Normal Lock mode , T=300µs)



Table 4. Pulsebanks (EPROMs) and Counters

No.	Name of Mode Pulse Bank	Address (start)	TX Shape	Counter	EPROM Contents
0	Reset	0	FF	0	0
1	Normal Lock	2k	Blk. Win.	0..299, 0..	Pulsdiagramm PFP
2	Pre-FFA	4k	FF	0	0
3	FFA	6k	Square Wave	0..259..507, 259..	Pulsdiagramm FFA
4	Pwr. Diag.	8k	FF	0..2047, 0..	ADC_CONV as in PFP mode
5	AD Bus Diag.	10k	FF	0..2047, 0..	ADC_CONV as in PFP mode
6	DDS Diag.	12k	FF	0..2047, 0..	ADC_CONV, PHASE_LOAD2 as in PFP mode
7	SSB M. Diag.	14k	FF	0..2047, 0..	ADC_CONV as in PFP mode
8	TX HF Diag.	16k	00	0..2047, 0..	ADC_CONV as in PFP mode
9	TX PA Diag.	18k	Square Wave	0..2047, 0..	ADC_CONV u. TP period.
10	LO RX Diag	20k	FF	0..2047,0..	ADC_CONV as in PFP mode
11	RX Diag. Ch1	22k	FF	0..2047,0..	ADC_CONV as in PFP mode
12	RX Diag. Ch2	24k	FF	0..2047,0..	ADC_CONV as in PFP mode
13	RX, TX Diag.	26k	00	0..299, 0..	norm. Lock operation, excluding TP = 1 (cw) PHASE_LOAD2=0

Remarks:

PHASE_LOAD2 operating as in PFP Lock Mode

TP periodically: Pulselength=250us, Time Interval=2048us

Figure 9: Pulse diagram (FFA)



Table 5. PAL Outputs at the various operating modes

Nr.	MODE	CLR~	LOAD~	TP	RP1	RP2	CH_SEL			FFA
Mode							0	1	2	
0	Reset	0	1	0	0	0	X	X	X	0
1	Normal Lock	C=299	1	Eq1	Eq2	Eq3	E	E	0	0
2	Pre-FFA	0	1	0	1	0	X	X	X	1
3	FFA	1	C=507	E	E	0	E	E	0	1
4	Pwr. Diag.	1	1	0	0	0	0	1	1	0
5	AD Bus Diag.	1	1	0	0	0	0	0	0	0
6	DDS Diag.	1	1	0	0	0	0	0	1	0
7	SSB M. Diag.	1	1	0	0	0	1	0	1	0
8	TX HF Diag.	1	1	1	0	0	1	1	0	0
9	TX PA Diag.	1	1	E	0	0	1	1	0	1
10	LO RX Diag	1	1	0	1	0	1	1	1	0
11	RX Diag. Ch1	1	1	0	1	0	0	0	0	0
12	RX Diag. Ch2	1	1	0	1	0	1	0	0	0
13	RX, TX Diag.	C=299	1	1	E	E	E	E	0	0

Remarks:

E: The signal in question comes from the EPROM

C: Condition and value of the Counter

Eq1: TP=(TX_B*TX_CONT)~ * TP_EPROM

Eq2: RP1=(RX_B*RX_CONT)~ * RP1_EPROM

Eq3:RP2=(RX_B*RX_CONT)~ * RP2_EPROM

Tabelle 6: L-TX Print Version

R86	R84	R85	Print Number	ECL	Description Changes
10K	330		Z4P2866A		Prototype, without diagnostic, milled housing
10K	680		Z4P2866B	ECL00	moulded housing
10K	1K		Z4P2866C	ECL01	-10 db less Power -no Transpiggy necessary -I^2C EPROM

19F TX Option 6

Function Description 6.1

General 6.1.1

If Fluorine (19F) is used as lock substance, the normal Deuterium lock frequency must be shifted to 19F frequency. This is done in a mixer, which uses a local oscillator signal (f_{pll}) and the normal Deuterium signal (f_{2H}) as inputs and creates the 19F frequency (f_{19F}) as output.

$$f_{19F} = f_{pll} + f_{2H}$$

This mixing process is performed on the 19F TX Option board. The board also provides the local oscillator signal for the inverse mixing process on the 19F RX Option board, where the Fluorine frequency is shifted back to Deuterium in order to use the normal Deuterium lock receiver path.

19F TX Option Block Diagram 6.1.2

The block diagram of the lock transmitter gives information about the environment of the 19F TX Option (see the lock transmitter section in this manual). A detailed block diagram of the 19F TX Option is shown in the following figure:

Figure 10: 19F TX Option Block Diagram



19F_LO Synthesis 6.1.3

The 19F_LO-signal is created by a phase locked oscillator. The oscillator itself is of conventional LC-Colpitts type. The dividers (1/N rf-divider and 1/M reference-divider) as well as the phase detector of the PLL loop are integrated in a synthesizer IC (SP8861).

Mixer 6.1.4

The 19F_OPT (f_{2H}) and 19F_LO (f_{pll}) signals are processed in an active Gilbert mixer (SIEMENS, TDA6130X4). The Deuterium signal is lowpass filtered before reaching the RF-port of the mixer.

19F_TR Signal Path 6.1.5

A high pass filter with finite zeroes at the local oscillator frequency (f_{pll}) suppresses LO-signals appearing at the mixer output, so that the following amplifier stages are not driven into saturation. The filter also provides impedance matching of the mixer output to the input of the following amplifier. After a first amplifier stage a lowpass filter suppresses harmonics of the local oscillator signal and unwanted mixing products above the 19F frequency. A second amplifier stage provides enough power at the 19F_TR output and the following highpass filters Deuterium frequencies (f_{2H}).

A SPDT-bipolar switch controlled by the transmitter pulse (TP) is used to switch off the 19F_TR frequency during acquisition and a resistive attenuator improves VSWR at the 19F_TR output.

IIC Bus EEPROM 6.1.6

Production and performance data can be stored in an IIC-bus accessible EEPROM.

19F Lock Operation 6.1.7

For information about 19F lock operation see the according section (Operation) in this manual.

Figure 11: Receiver Block Diagram



Function Description 7.1

Concept 7.1.1

Receiver functions will be addressed first in a short overview followed by detailed discussion of the various elements

Figure 12: Block Diagram of Receiver Concept



The Receiver operates in a straight forward fashion for Deuterium. Other lock substances are mixed to f_{2H}+1MHz.

The preamplified 2H lock signal is filtered and amplified once more in the High Frequency section of the Receiver. Afterwards it is actively mixed with the 2H_LO signal from the transmitter. This results (due to the phase switching receiver) in an audio frequency of 3.3 kHz. The resulting signal is once again amplified, filtered and digitized in the low frequency section.

At the Receiver input the Lock signal is between -75 and -15dBm.

The variable gain amplifiers in the HF and LF sections compensate the different input levels. The output amplitude is then optimized for the best A/D converter performance. The total possible compensation of 60 dB is divided between the HF and LF sections (30 dB each).

Attenuator

A 3 dB attenuator at the Receiver input ensures a good matching with the Preamp output.

HF-Amp

Between the attenuator and following variable amplifier stages is a low noise amplifier. Its job is to keep the noise figure of the whole system low despite the higher noise figure of the following amplifiers. The larger the gain of the previous elements the smaller will be the noise influence of the following stages.The gain is limited by the maximum input signal of the following stages.

An MSA-1105 HF-Amp from Avantek with a noise figure of 4.2 dB and a gain of 12 dB is ideal for our purposes.

HF-Amp with variable Gain

This stage amplifies the signal in the range of 0 to 30 dB (depending on the input level) with very little phase shifting.

Two cascaded AGC amplifiers SL-6140 from Plessy with a phase shift of just 20 degrees (100 MHz) meet this requirement ably. Its surface mount design allows a good high frequency layout with short conducting paths.

HF-Bandpass

A fourth order Bessel Bandpass (with fo = Deuterium frequency) suppresses disturbing signals from the following mixer. The filter is optimized to a minimum constant group delay, ensuring a short transient time.

Mixer

From here the signal is split into two 90^{o} phase shifted paths to distinguish the difference between absorption and dispersion signals (real and imaginary). As these two paths are identical we will describe just one.

The amplified and filtered Lock signal is mixed at this stage with the 2H_LO-Transmitter Signal. Because phase switching occurs at a clock speed of 6.66 kHz a frequency of 3.33 kHz is found at the mixer output (instead of DC).

The Siemens TBB-042G (TDA6130) with a very good noise figure and a high 1 dB compression and intercept point is used here.

Low Frequency Section (LF Section) 7.1.3

LF-Amp with variable Gain

This unit, with a gain range of 30 dB, produces a low frequency signal with constant amplitude. This guarantees maximum input range and the best possible resolution from the D/A converter which follows.

A SL-6140 AGC from Plessy is once again used for its advantages with noise figure, phase drift and gain range.

Active Bandpassfilter

To eliminate possible disturbance frequencies and improve the S/N ratio, the low frequency signal is actively filtered before digitization. A choice is made between two filters - a bandpass filter with fo = 3.33 kHz with Q = 10 for normal operation or a lowpass fliter with fo = 0.9 kHz for FFA operation.

The noise content of the normal filter is dominated by voltage noise of the OP's at a voltage gain of 40. Therefore we use a LT-1028 from Linear Technology as it is the lowest noise OP on the market.

The noise requirements when using the FFA filter are less pronounced therefore we use here a TL-072 from Texas Instruments.

Acquisition 7.1.4

An A/D converter digitizes the absorption and dispersion lock signals alternately and send these serially via the Optocoupler (galvanic isolation) to the Lock Controller Board for further processing.

A DSP101 from Burr Brown is used as A/D converter. This is a single channel SAR converter (ENOB=14Bit). The SAR converter has the advantage that it is very exact around zero. Since we regulate to zero this is exactly the converter we need. The DSP101 contains in addition an ASIC; this prepares the necessary digital signals in such a way that we need only three connnections (Clock, Serial Data, Frame Sync.) on the signal processor. The AT76C120 from ATMEL is second source. In that case another Logic and a pulse section would be required for the signal processor.

The Multiplexer HI3-0508A5 alternately switches the three low frequency channels (Dispersions signal, Absorbtions signal, ext. Sensor) to the A/D converter. The sampling rate is 40 kHz. This results in 13.333 kHz per channel which is four times the IF frequency of the receiver.

The digital signals are sent via the 74HC541 driver, the HCPL 2631 optocoupler and the 74HC14 Schmitt-Trigger to the signal processor. The clock is 1 MHz. All components are placed on the receiver board.

Tabelle 7: L-RX Print Version

R114	R115	R116	Print Number	ECL	Description
10K	0		Z3P2853B		Prototype, without diagnostic, milled housing
10K	330		Z3P2853C	ECL00	moulded housing
10K	680		Z3P2853D & E	ECL01	new mixer TDA6130X4, improved leakage and production performance

Function Description 8.1

General

In order to lock on to a substance other than Deuterium options must be built into the Receiver and Transmitter.

The descriptions in the this chapter deal with 19F as lock substance.

The Receiver functions as straight forward receiver for Deuterium. To lock on to Fluorine or other substances requires a frequency mixer. The Fluorine frequency (f_{19F}) is created in the transmitter from the Deuterium frequency (f_{2H}) mixed with an auxiliary frequency ($f_{AUX} = f_{2H}$ +- 1MHz + f_{19F}). Using the same auxiliary frequency the Fluorine signal is converted back to the Deuterium frequency range in the receiver option.

The same connection (X_REC) from the preamp to the receiver is used for the 19F-Signal as for the 2H signal. We therefore require switching to the option at the input and output.

Figure 13: Signal path in Receiver with built in Option.



Trouble free upgrades to optional lock are available on-site. Upgrading to Fluorine requires alterations to the transmitter as well as the receiver.

Concept

The Option has the transfer characteristics of a bandpass filter (see following block diagram).
On the one hand the Lowpass section suppresses the mixer disturbances from the 19F-LO (X_LO) and 19F-RF (X_REC) and on the other hand the highpass section

suppresses the 10 MHz reference and other low frequency disturbances. The lower cutoff frequency is 30 MHz (f_{2H} @ 200MHz), while the upper cutoff frequency is 115MHz (f_{2H} @ 750MHz). The lowpass is built as a third order filter.

Figure 14: X_Option Block Diagram



Mixer

The X_REC and X_LO- signal are processed in a mixer (Mini-Circuit: LRMS 2D) to IF. The capacitor at the RF Input improves the mixer matching for the X_REC Input. X_REC and X_LO are DC coupled.

LRMS_2D data: Conversion Loss: typ. 7.5dB, max 10dB; IF: DC-1000MHz

Attenuator

The attenuator following the mixer matches the mixer to 50 Ohm and suppresses the crosstalk between the LO and the RF path.

Highpass

The second order highpass suppresses the 10 MHz reference and other low frequency interference. A 10 MHz signal is suppressed by more than 30 dB. The cutoff frequency is 30 MHz (f_{2H} @ 200MHz).

Buffer Amplifier

The buffer amplifier decouples both the high and low pass filter and compensates the mixer, filter and attenuator losses.

The unit employed is a MSA 0186 from Avantek. Its operating resistance is 560 Ohm. The DC working value of the MSA 0186 is chosen such that the DC voltage at the output is 5V and has a current of 17.8mA. The supply voltage is +15V (LOCK_P15V).

Data for the MSA 0186: Gain: 17dB @ 0.5GHz; Noise Figure: 5.5dB @ 0.5GHz

Lowpass Filter

The third order lowpass filter suppresses the 19F-LO (X_LO) and 19F-RF (X_REC) signals. The cutoff frequency is 115MHz. Frequencies below 188MHz (f_{19F} @ 200MHZ) are suppressed by more than 40dB.

DC Decoupling

The X_OPTION is DC decoupled with a 10nF condensor.

Tabelle 8: 19F-RX Option Print Version

R10	R11	Print Number	ECL	Description
330		Z4P2908A	ECL00	19F RX-Optin 200..750MHz

Connecting the 19F RX-Option 8.2

The entire X_OPTION/RX (RX: Receiver-Section of the X_OPTION) is a plug in module. Voltage supply, LOCK_P15V and LOCK_AGND are connected by print plugs. The X_REC signals and X_IF are connected directly to the Receiver board with the SMB print connectors. The X_LO signal is connected to the front of the Receiver case on a SMA plug and sent to the X_OPTION/RX via a coaxial cable.

Figure 15: Controller Block Diagram



Function Description 9.1

General 9.1.1

The controller is the interface between the Lock's HF electronics and the BSMS. It receive its instructions for interpretation, completion and confirmation via the VME-Interface.

Microcontroller 9.1.2

The Microcontroller system consists of a 80C535 12 MHz Microcontroller, a 32K * 8 Static RAM, a 32K * 8 EPROM, a 1K * 8 Dual Port RAM, a 128K * 8 Flash EPROM and an EP910 as Addressdecoder. The EPROM contains the Startup and Download software. Applications software is stored in the Flash EPROM. The 80C535 Bus structure consists of a 8 Bit Databus, a 16 Bit address Bus and 5 control connections. In the beginning of a Fetch/Execute sequence the addresslatch IC37 latches the addresses A0-A7 with the signal ALE. Port 0 is now changed to function as a data bus for the rest of the sequence (Time multiplexed Portsystem). The System Clock may be generated by the crystal oscillator Q2 (Jumpers 7, 8 on - Jumper 9 off) or be sourced from the BSMS (Jumpers 7, 8 off - Jumper 9 on).

Address Decoder in the Lock System 9.1.3

A Pal EP910 (IC24) is used to decode addresses in the lock system. It controls the following components: the Boot EPROM (IC26), the Flash EPROM (IC27), the RAM (IC28), the DualportRAM (IC36) and the DSP (IC18).
To make the communication with the DSP as simple and fast as possible the DSP is mapped into RAM - it functions in fact as part of the memory.

There are two separated RAM ranges for the Lock controller. One for system and function variables and a Dualport RAM for communication with the BSMS CPU. On the lock controller is a 1 MByte FlashEPROM containing the lock application software (downloadable) in its ROM range. The upper Flash range (from Address 0x10000) is also mapped in the RAM range and contains the DSP application software and DSP default parameters.

Figure 16: Lock Controller Memory Maps



Figure 17: Lock Controller Memory Maps (continued)



VME - Interface 9.1.4

All commands are processed via the VME Interface. The heart of the system is the DualPortRAM IC36. The BSMS CPU and the Lock Controller can both access the RAM. If the BSMS writes to the $83FFh memory location the controller starts an interrupt routine (INTR˜, IC23,Pin 23). Using the Control Logic the IC25 suppresses simultaneous access to the same address bytes.

The VME protocol is generated and monitored by the IC's 35 and 25. IC33 and IC34 are Address Latches so that the DualPort RAM maintains a stable condition during Write/Read cycles. IC32 is a bi-directional Bus transceiver. In the event of a major system problem the controller has the ability to inform the BSMS CPU via SysFail˜ (T2).

Reset and Power up Logic 9.1.5

A supply voltage controller monitors the digital supply voltage (+5 Volt). If the value drops below 4.5 V a hardware reset automatically takes place. When switching on the power supply the RESET˜ connection placed on standby (with a time delay). A hardware reset can also be made with the BSMS (SYSRES˜, IC31).

RCP- Interface 9.1.6

The controller can be interrupted via the RCP Interface (IC23,PIN 32). The Interrupt use depends on the selected Mode: To modulate the H0 field with a Homospoil curve (Z-Gradient), to set the Lock in LockHold condition (Regulator switched off, no Delta Sweep) or to set LockON (Regulator on). For all conditions the raising or falling of an edge generates an interrupt. The signals are galvanically separated with an Optocoupler (IC8). A transistor switch T1 drives the Optocoupler so that the Bruker norm for threshold switching is adhered to (Logic High = 1 Bruker Volt).

DSP- Host Interface 9.1.7

Communication between the DSP IC18 and the Microcontroller IC23 is achieved with 8 Data Bits, three Address Connections and three Control Connections. The controller has the Host Interface Register mapped in its Data Memory (from Address 9000h). DSP is selected with DSP_HEN~. The controller chooses the type of access to the DSP with the DSP_HR/W~. The DSP can cause an Interrupt on the controller at any time (DSP_HREQ~, IC23 Pin 24).
After each Power Up or Reset the DSP applications software is loaded via the DSP Host Interface. The DSP keeps its program in the Static RAM IC19.

DSP-Section (Hardware) 9.1.8

The DSP operates in Bootstrap mode. The mode is read in after the Reset with the Pins MODA and MODB. The DSP connection D23 is grounded with a 10k Resistor. This leads to the internal Bootstrap Program being activated in DSP after a Reset and the program being loaded via the Host Interface. The data from the Receiver (Dispersion, Absorption and external Field sensor signals) are read into the DSP via the serial sychronized SSI Interface. The display data are sent via the SSI Interface to the graphic terminal (GT01 board in the X32). The entire DSP program is synchronized with the RP1_C pulse via the Interrupt B (negative Edge). External memory MCM56824 (8k*24) is connected at Port A.

The Decoder consists of a 15ns PAL 20L8. The ME~ Signal is decoded here for the memory. The Signals EDAC1~ and EDAC2~ write the data to the Latches (74ACT534 IC12, IC15). The WR~ signal can't be decoded by the PAL (due to time considerations) and are therefore decoded by fast AC Gates (47AC032). The Most Significant Bit (MSB) is inverted because the DSP delivers the data in two complementing formats (CTC) and the D/A converter also requires the Complementary Offset Binary Format (COB). The converter has its own special 5 V analog supply (to reduce disturbance in the converter). The Grounds HO_GND and DGND are connected at DAC (IC17).

RAM Organization

Name	Address	Location
Program: (PS~=0)	$000..$FFF	0..2k, 4..6k
X-Data: (PS~=1, X/Y~=1)	$000..$7FF	6..8k
Y-Data: (PS~=1, X/Y~=0)	$000..$7FF	2..4k

DSP-Section (Software) 9.1.9

Downloading

The DSP program and DSP data (Regulating Parameter, Sinus and Cosinus Tables for FFA etc.) are in the Flash EPROM on the Controller Board. Program Maximum is 4k * 24 Bit and for x and y data 2k * 24 Bit each. When the BSMS Reset button is released after pressing the 80535 automatically begins downloading Data and the program for the DSP. The Block Ends are marked with the flag HF0 in the DSP Host Interface.

Figure 18: Downloading the DSP Software (Timing diagram)



W: Wait
P : Program Downloading
X : X-Data Downloading
Y : Y-Data Downloading

Display Data 9.1.10

The Lock sends Display data in two different ways. The SSI interface, which serves the Graphic Terminal (GT01) and the SCI Interface which serves a normal RS232 interface (CPU 4). Lockboards with ECL00 must get an upgrad (Piggyboard Z4P2931) to ECL01 to support the RS232 Interface. Lockboards with ECL02 and newer have both interfaces implemented, With Jumper 4, 13, 14, 15 either the SSI or the SCI Interface can be selected. (All jumpers at position A configure your plug as

a SSI interface for GT01 applications, all jumper at position B configure your plug as an RS232 interface for CPU4 applications.

SSI Interface

The Display Data are sent via the SSI Interface to the Graphic Terminal. Clock and Frame Sync are produced in the DSP. The sync pulse is the length of a clock cycle. The clock rate is programmed to 125kHz. For a word length of 16 Bits exactely 3962 data pairs per second are transferred. Alternately x and y data is sent.

The last two Bits are coded in the following way:

LSB = 0 => x-Data
LSB = 1 => y-Data
LSB-1 = 0 => up
LSB-1 = 1 => down

The MSB is transferred first.

The lower left corner in the Lock Window carries the binary value 00000000000000XX. The upper right corner: 11111111111111X

SCI Interface (RS232)

The display data are send over a RS232 serial interface. X and Y coordinates are packed to a frame consisting of three bytes. Each frame contains the information of one lock display point. A softwarehandshake is used to start/stop transmitting data. For synchronization reasons, Bit 0 in each byte indicates the beginning of a new frame. The lower left corner in the Lock Window carries the binary X and Y Value 0000000000, the upper right corner 1111111111.

Tabelle 9: SCI Interface Frame

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
1. Byte	X6	X5	X4	X3	X2	X1	X0	1
2.Byte	Y9	Y8	Y7	0	X9	X8	X7	0
3.Byte	Y6	Y5	Y4	Y3	Y2	Y1	Y0	0

The Baudrate is configurable in the Lockmenu on the BSMS Keyboard.
(Dial the correct security code in the service menu, change the menu to Lock and select menupoint 2.5 RS Baudrate. The present Baudrate appears on the Keyboard display. You may now chose between 300, 600, 1200, 2400, 4800, 9600, 19.2K and 38.4K Baud.)
If the Lock receives an XOFF string (hex 13), transmition of display data will stop after the current frame is completely transmitted. The SCI interface is now in an IDLE state until it receives an XON string (hex 11). Changeing the Baudrate and Reset will clear the IDLE state.

Current Source 9.1.11

The two DAC signals (H0-DAC and Regulator DAC) are added in IC3, whereby the voltage of Regulator DAC is attenuated by 100 with the divider R17, R18. The

voltage divider R13, R8 and the measurement resistor R54 together make up the transfer conductance of the voltage controlled current source. The Network R5, R7, C2 and the measurement resistor R54 make up the phase correcting feedback to the inverting input of IC1. This feedback also reflects a stabilizing frequency selective load to the amplifier (IC1) output stage.

IC1 drives the power amplifier section via R10. IC7 is stabilized by the Network R3, R4 and C1. Diagnostic voltage is measured at R9. The H0-DAC has a range of +- 171 mA. The Regulator DAC has a range of +- 1.69 mA.

Serial Interface in the Locksystem 9.1.12

You can set various HF-Parameters via the lock controller serial interface. These are: transmitter power, DDS frequency, DDS phase, lock systems mode and receiver gain. The serial interface operates as a synchronized data transfer. The various devices are selected by four adddress connections. They are address decoded within the transmitter digital section. The controller deposits the data at its Port (IC23, PIN 63) and generates a Clock Pulse (IC23, PIN 61). The written values are read in again and verified via a Data Return connection(IC23 PIN60). Data are latched by a Writestrobe~ in the selected device (IC23, PIN 62). If no new values are written the Bus is idle - there are stable conditions at Port 5.

Figure 19: Serial Lock Control Bus Diagram



Figure 20: Serial Lock Control Bus Timing Diagram



1: LCB sets Device Address on Port 5 Pin 0 - Pin3, causes Chipselect on L2H IC23

2: Data is clocked by positive edge of Cont_CLK

3: Data is strobed by positive edge of Cont_WR~

4: LCB clocks Data back for verification through Pin Cont_RData

5: If the returnvalue corresponds to the value sent no further action will be taken on serialbus

5: If the verification failed, the buscycle repeats and eventually LCB announces a bus Error on KeyboardDisplay if an error occured during second cycle.

Lock- Software 9.1.13

The Lock Software was written with the Keil C-Compiler C51 Version 2.54. Eveything runs under the Real-Time Kernel RTX51 Version 3.20 from Mettler and Fuchs. The Kernel allows Event Driven Multitasking. Events may be hardware/ software interrupts, and system timer timeouts. The software interrupts are created by sending a signal or message from one task to the other. The Lockhold interupt has its own interrupt routine because of time considerations.
Software Design details are not covered in this manual.

Jumper Setting 9.2

Jumper settings for board Z4P2859A (ECL00 and 01)

. The inscription of JU9 and JU11 on the board shoud be exchanged.

- JU3: always on

- JU4: always on

- JU5: always on

- JU6: on, Download jumper, if this jumper is set the microcontroller system access to the Boot EPROM and the application software Flash EPROM.
  Not set, the microcontroller system access only to the Boot EPROM, the system is ready for downloading.
  Put this jumper out if your LCB is in a state which makes normal downloading impossible. Insert it again after completion of download (Your system won't work until this jumper is inserted again)

- JU9

- JU10: on Clock jumper, if the uC clock is generated on board (quarz Q2) set jumper 9 and 10(mind wrong silk screen printing, Ju 9 <=> Ju 11)

- JU11: off Clock jumper, if the uC clock is BSMS wide generated and connected to each board, set Ju 11 and take out Ju 9 and Ju 10.(mind wrong silk screen printing, Ju 9 <=> Ju 11)

Jumper settings for board Z4P2859B (and C) ECL02

-Two inscriptions used for jumpers, Ju and J. Ju is not equal to J (Ju4 <> J4)

- JU3: always on

- JU4: always on

- JU5: always on

- JU6: on, Download jumper, if this jumper is set the microcontroller system access to the Boot EPROM and the application software Flash EPROM.
  Not set, the microcontroller system access only to the Boot EPROM, the system is ready for downloading.
  Put this jumper out if your LCB is in a state which makes normal downloading impossible. Insert it again after completion of download (Your system won't work until this jumper is inserted again)

- JU9

- JU10: on Clock jumper, if the uC clock is generated on board (quarz Q2) set jumper 9 and 10(mind wrong silk screen printing, Ju 9 <=> Ju 11)

- JU11: off Clock jumper, if the uC clock is BSMS wide generated and connected to each board, set Ju 11 and take out Ju 9 and Ju 10.

-J4

-J13

-J14

-J15 Display jumpers, this jumpers configure your lock display interface. The interface is either SSI or SCI. (see chapter Lock Controller, Display Data for more details) All jumpers at position A configure the interface

as SSI for applications with the GT01 board. All jumpers at position B configure the interface as SCI(RS232) for applications with CPU4 uso.
!! Caution Move the four jumpers just blockwide, all at A or all at B !!
If the interface is configured as SCI(all at B), set J10, J11, J12 at position B otherwise no data is transmitted.
-J10
-J11
-J12 SCI jumpers, this jumpers configure the DSP SCI (serial communication interface) port. All jumpers at position A select the Comp_Bus as SCI driver. All jumpers at position B select the RS232 interface as SCI driver.
!! Caution Move the three jumpers just blockwide, all at A or all at B !!
If the interface is a RS232 interface note that J4, J13, J14 and J15 must be situated at position B.

Print (Hardware) Version 9.3

Tabelle 10: LCB Print Version

R43	R44	R45	Print Number	ECL	Description
10K	0		Z4P2859		Prototype, without H0 diagnostic
10K	330		Z4P2859A	ECL00	
10K	680		Z4P2859A & Z4P2931	ECL01	Piggy Board for RS232-Interface
10K	1K		Z4P2859B and Index C	ECL02	-DSP Flat Pack -RS232 Interface -2MBit Flash -Can be upgraded with Z0-Comp.
10K	1K		Z4P2859B and Index C	ECL03	-R78,79,80 have been changed to 100 Ohms, the impedance of the RS232 control signals was to high.

Lock RS232 Piggy Board 10

General 10.1

The LCB (ECL00) can be upgraded with the Lock-RS Interface Piggy Board (Z4P2931) to ECL01. The main differnce is the interface for transfering the Display-Datas to the computer. The Display-Datas are now being transfererd in RS232 (or SSI) format and can be processed by any computer fitted with RS232-Interface. The LCB ECL02 is standardly equiped with the RS232 and SSI-Interfac. No piggy-board is required for ECL02. The two interfaces can be selected by jumpers (see chapter ‘Jumper Setting’).

Upgrade to ECL01 10.2

The following components on the mainboard should be exchanged:

1. New Frontpanel (Z12284)

2. R44 must be exchanged with a 680 ohm resistor (20734)

The following signals have to be connected with the main board:

1. TP1 (X5V) -> TP1 Mainboard

2. TP2 (XGND) -> JU7 Mainboard

3. TP3 (RXD) -> J2 9A Mainboard

4. TP4 (TXD) -> J2 9B Mainboard

5. Connnect flat-band-cable (9 pol) with the Sub-D-Connector on the front panel

Exchange BSMS-Label with BSMS ECL01-Label

Figure 21: Connections with the Mainboard



Z0-Compensation (Option) 11

General Description 11.1

The Z0-Compensation is a plug in module located on the LCB. It's used for compensate the remaining Z0 part of a Z1 gradient in GRASP or microimaging experiments. With this module an analog signal can be fed direct into the H0-Current Source.

Power supply and 'logic' signals are connected by print plugs. Input signals are connected to the front of the LCB on SMA and BNO plugs and sent to the option via cables.

The input stage is realized with a differential amplifier for well disturbances suppression. With an external RCP-Pulse 'Z0_COMP_ENABLE' the analog signal path can be switched to the current source with a fast analog switch (IC4). If no external pulse is available, the switch has to be closed by setting jumper JU1.

The gain for the two different applications can be set with jumper JU2

Table 11. Z0-Compensation Jumper Settings

Jumper Settings	JU2
GRASP -17.5mA/V	open
Microimaging (WB) -134mA/V	closed
	JU1
External Enable Puls available	open
not available	closed

The entire Z0-Compensation can be connected or disconnected with a relay (REL1) from the H0-Current Source. This setting can be done from the BSMS-Keyboard (menu).

Figure 22: Block_Diagram



Installation 11.2



Z0-Compensation (Option)

Technical Data 12

Lock Receiver Data 12.1

Characteristics	Values
2H_REC Input Level	-15...-75 dBm
2H_LO Input Level	-10 dBm
Gain range (U_{2H_REC} / U_{inADC})	25.46...85.46 dB
HF - Bandwidth	f_{2H} : 13
Output Bandwidth "Normal Mode"	320 Hz
Output Bandwidth "FFA Mode"	16...800 Hz
Leakage at minimum Gain	> 60 dB
Leakage at medium Gain	> 60 dB
Leakage at maximum Gain	> 40 dB
On-Off Ratio for all Gains	> 80 dB
1dB - Compression point at minimum Gain	> -23 dBm
1dB - Compression point at medium Gain	> -42 dBm
1dB - Compression point at maximum Gain	> -75 dBm
Temperature Gain drift (15...45^0 C)	< 0.12 dB/K < 1.4 %/K
Temperature Phase drift (15...45^0 C)	< 0.5 ^{o}/K

Lock 19F Receiver Option Data 12.2

Characteristics	**Values**
Supply Voltage	+ 15 V
Supply Current	< 20 mA
2H_REC Input Level	-15...-75 dBm
X_LO Input Level	7dBm
Gain	0 dB
VSWR at the X_REC Input	< 2
Output Frequency Passband at X_IF	30...115 MHz
10 MHz suppression at the output	> 30 dB
188MHz suppression at the output	> 40 dB
Receiver Characteristics with build-in Option	
Leakage at minimum Gain	> 60 dB
Leakage at medium Gain	> 60 dB
Leakage at maximum Gain	> 40 dB
On-Off Ratio for all Gains	> 80 dB

Power Supply

Lock_P5V (+ 5 V) Input Current	370...430 mA
Lock_N5V (- 5 V) Input Current	410...470 mA
Lock_P15V (+15 V) Input Current	230...270 mA
Lock_N15V (-15 V) Input Current	12...14 mA
X5V (+5V) Input Current	14...16 mA
+5V (+5 V) Input Current	30...35 mA

10 MHz Reference Input

Input Level (J2)	-2...8 dBm

2H_LO Output (J3):

Output Frequency	f_{2H}
Output Level	-11...-9 dBm
Harmonical Distortion at 2H_LO	< -50 dBm
Nonharmonical Distortion at 2H_LO; Δf < + - 1MHz	< -70 dBm
Nonharmonical Distortion at 2H_LO; Δf > + - 1MHz	< -50 dBm
Temperature Level Drift (15...45^{o} C)	< + - 1% per K
Temperature Phase Drift rel. to 2H_TR Output for medium power	< + - 0.5^{o} per K

2H_TR Output (J4) Pulse at Lock-Mode (PFP):

Output Frequency	f_{2H}
Pulse Shape Type	Blackman Window
Pulse Level	-50...+10 dBm
Pulse Level (L-TX ECL01 or higher)	-60...0 dBm
Pulsewidth at half height	13...16 µs
Entire pulsewidth (at the base)	32...37 µs
Repetition Frequency	6.66 kHz
Transmitter Out Pulse Leakage Level	< -75 dBm
Temperature Level Drift (15...45^{o} C)	< + - 1% per K

2H_TR Output (J4) Pulse at Fourier-Mode (FFA):

Output Frequency	f_{2H}
Pulse Shape Type	Rectangular Window
Pulse Level	27..31 dBm
Pulsewidth	245...255 µs
Transmitter Out Pulse Leakage Level	< -75dBm
Temperature Level Drift (15...45^{o} C)	< + - 1% per K

2H Output Frequencies for the various Transmitter versions:

600 MHz Transmitter Version	92.125 + - 1.0 MHz
500 MHz Transmitter Version	76.774 + - 1.0 MHz
400 MHz Transmitter Version	61.424 + - 1.0 MHz
360 MHzTransmitterVersion	55.283 + -1.0 MHz
300 MHzTransmitterVersion	46.073 + - 0.5 MHz
250 MHz Transmitter Version	38.397 + - 0.5 MHz

200 MHz Transmitter Version	30.722 + - 0.5 MHz

Lock 19F Transmitter Option Data 12.4

Power Supply

Lock_P5V (+ 5 V) Input Current	2...6 mA
Lock_P15V (+15 V) Input Current	150...190 mA

Transmitter Characteristics with built-in Option

19F-LO Output

Output Frequency (see Appendix)	f_{LO}
Output Level	>7.0 dBm

19F-TR Output

Output Frequency (see Appendix)	f_{19F}
Output Level @ f_{19F}	-60...0 dBm
Spurious near f_{2H} (Lock Power = 0 dBm)	<-60 dBm
Spurious @ f_{LO}	<-10 dBm
On/Off-Ratio @ f_{19F}	>100 dB

Lock Controller Data 12.5

Current Source:

Current Range:	+-170mA
Current Noise (0.01..10Hz):	< 400nApp
Cutoff Frequency (-3dB):	> 600Hz

Trouble Shooting 13

Self Test 13.1

The Self Test is automatically activated after each Reset. If the Self Test is successfully completed on all three Lock Boards without error detection the green ‘RUN’ LED on the LCB will be lit.

Test Equipement 13.2

There are two different extension boards helpful and available if you have to make further hardware measurements. They allow you to check the boards out of the BSMS-Rack.

Extension Boards for Controller tests

For controller Tests you need two different extension boards for its two 96-Pin connectors. The upper one in the BSMS Rack is the VME-Bus and request an VME-Extension Board (multilayer). A simple one-to-one connection is requested at the lower 96-Pin Connector that transmitts the digital control signals.

You may order these two boards with the necessary installation kit at Rotronic AG; Grindelstrasse 6; CH-8303 Bassersdorf; Tel 01/838’11’11 as:

TESTADAPTER (VME);	Part Nr.: 20800-191
TESTADAPTER (1-to-1);	Part Nr.: 20800-186
ZWISCHENADAPTER (Inst. Kit);	Part Nr.: 20800-168

Extension Board for Receiver and Transmitter tests

You may order this extension board at SPECTROSPIN AG; Industriestrasse 26; CH-8117 Fällanden; Tel 01/ 825’91’11 as:

BSMS TEST-ADAPTER LOCK	Part Nr.: Z002746

BSMS service tool 14

A service tool running under UNIX supports more BSMS function than the keyboard does. This program can be started by typing bsms under UNIX or by opening a shell(!) and typing bsms (!bsms) under UXNMR. Some menupoints affect your system, therefore use them carefully and consider the effects they may have to your lock system.
The lock menu is located at menupoint (B) Board functions LCB.. at the top level of the BSMS service tool (>> Main Menu <<).

Init 14.0.1

The lock initializes itself with its own default values. This values are different than the ‘Save Config’ values after a reset or power up.

DownLoad 14.0.2

This is the manual download feature of new lock application software. Normally BSMS application software is downloaded with the ‘download all boards’ function in the main menu. Download all boards guarantees BSMS software consistency. Using the manual download function may cause an not corresponding software configuration at the BSMS. Normally the path for BSMS software is ./bsmssw/
Example: Enter path and name of file to download: bsmssw/lock.hex
An infostring ‘Erasing Flash EPROM’ indicates that the downloading has begun. After the Flash EPROM is erased completely, a linecounter shows the current state of the download procedure. This counter will raise depending on the software version up to about 4800.

Delete Error 14.0.3

Same function as STD BY on keyboard. The lock displays in case of an error an infostring. As long as this error has not been deleted the lock will remain in an error-state any further operations will be refused. Delete error clears one error in the lock system.

Version, Config.. 14.0.4

This menupoint gives you useful information about your lock configuration. It shows the type of transmitter and receiver and if any options are plugged into your system.

Lock Substance 14.0.5

This point determines the lock frequency. It sets the lock frequency to a default value (see table Appendix Frequency Generation). It also enables the PLL on the trans-

mitter piggyboard when fluorine option is selected. Since the LOCK SHIFT is in ppm (parts per million of the lock frequency) it also depends on this settings.(see D. Lock Shift for more details).
After a software upgrade to version lockac (92.02.12), the lock default frequency has to be set to Deuterium (0) and saved with 'Save Config' before operation.
A warning is generated after every BSMS powerup or reset if your lock frequency does not equal to the default frequency (Caution Lock Frequency).

Autolock Mode 14.0.6

This is the same function as menupoint 2.3 Shift/Field in the lockmenu on keyboard. An Autolock shifts either the H0Field (Field parameter) or the lock frequency (Lock Shift parameter).

Magnet Type 14.0.7

This point tells to the lock system your magnet type (standard bore, wide bore, super wide bore). The lock needs this information for its autolock routines since the magnets have different transfer constants(G/Amp).(see table Technical Data for the H0 Coil and H0 Frequency and Regulating Range for more details).
The Default Value is 0 equal to standard bore. Write 1 for wide bore and 2 for super wide bore magnets.

Trans Blanking On/Off 14.0.8

This functions enables/disables lock transmitter blanking. To blank (no transmitter signal) the transmitter enable this function and connect plug J9 TX_BLNK at the front panel of L_TX with your blank pulse.

Rec. Blanking On/Off 14.0.9

This functions enables/disables lock receiver blanking. To blank (no receiver acquisition) the receiver enable this function and connect plug J8 RX_BLNK at the front panel of L_TX with your blank pulse.

Interface Function 14.0.10

Selects the lock hold interfaces either as Lock_Hold (stop regulating while pulse is active) or as Homospoil interface. Locksoftware release 921202 denies a homospoil request. The homospoil will be implemented as an analog input on piggyboard Z4Sxxxx. To assert this analog input, select point 2.5 Z0_Comp at the keyboard lockmenu and enable it.

Display mode 14.0.11

This is the same function as menupoint 2.4 Display Mode in the lockmenu on keyboard. The lock can display different signals like 0 real part, 1 real part low pass filtered, 2 imaginary part, 3 controller out, 4 real part expanded (8-times sensitiver than normal real display, sensational for fine shimming), 5 real part expanded low pass filtered, 6 FFA Spectrum, 7 Controller out expanded. Default value is 0 real.

Read Lock Level 14.0.12

This function allows you to read either the MX(0) or MY(1) value.

Lock Shift 14.0.13

This function allows you to work with any desirable lock frequencies. The lock 2H transmitter frequency is generated by mixing a multiple of 10MHz and the DDS frequency, the 19F frequency by mixing a multiple of 10MHz, the DDS freq. and the PPL freq.(a multiple of 1MHz). The Controller can load the DDS with frequencies up to 20 MHz. The menu Lock Shift has four subfunctions, ‘W’ write a new shift(like the Lock Shift parameter on keyboard), if you want to work with this then the ’Autolock Mode’ (see above) must first be set to ’Shift’. ‘R’ read the current Lock Shift parameter (like the Lock Shift parameter on keyboard), ‘G’ read the DDS frequency and display it in Hz, ‘O’ write a new DDS frequency (in Hz).
Writing a new DDS Frequency (‘O’) changes the default DDS value and also the frequency variation caused by ‘Lock Shift’.(1ppm => (defaultfreq / 1E+06))

Examples 1: Locked with CFCl3 as lock compound. New sample has C6F6 as lock compound. Refer to 19F chemical shift table referenced to CFCl3.
δ/ppm for C6F6 is -163 => New Lock Shift is -163ppm(‘W’ 163000).

Example 2: Your 500 Mhz Magnet is 40KHz @ 2H below the standard field. The new 2H default lock frequency is calculated with freq = f2H - 40KHz
Refer to Appendix Deuterium or Fluorine Frequency Generation in this manual.
f2H for a 500MHz Instrument = 76.774386MHz.
76.774386MHz - 40KHz = 76.734386MHz
Frequency Generation for a 500MHz Instrument: 90MHz - freqDDS(mind the sign!)
New default DDS frequency is 90MHz - 76.734386MHz = 13.265614MHz
Enter 13265614 as new default DDS frequency(‘O’). Remind that 1ppm (Lock Shift) changes from 76.774386Hz to 76.768244Hz. Save this new configuration with Save Config. in the keyboard service menu. Your lock system is now working as if it was a regular 500MHz system in 2H and 19F applications.
After every BSMS powerup or reset a warning (Caution Lock Frequency) will inform you about your unusual lock frequency.

Example 3: Setting the default 2H frequency for all magnets.
Lock Menu => 5. Lock Substance (w)rite (0) Deuterium. The default frequency is now set as in Appendix table Deuterium Frequency Generation. Save this configuration with Save Config. in the keyboard service menu.

The lock allows you to run insystem different diagnostic tests. This tests check the system just in a quantity way, that means they will find out that your current source is broken, but they won't find out a too noisy current source.

Possible checks:
1: Complete self diagnostic, all tests are executed.
3: ADC diagnostic
4: Current Source
5: DDS (Direct Digital Synthesizer) Diagnostic
6: QuadMixer Diagnostic (LO)
7: Transmitter HFSection Diagnostic
8: FFA Amplifier Diagnostic
9: Lock Power Supply Diagnostic
A: Receiver AGC Voltage Diagnostic

The service tool displays the measured value and the range for this diagnostic point. If the value is out of the range an error will appear.

D: Set Mode Register. This features gives a direct access to the mode register (IC27) on the transmitter. (See table Pulsbanks and Counters for more details). It is the hexadecimal value witch is loaded into the status register. Remind that the whole lock system depends on this register (pulses, DSP uso..).
Example: Pulses (TP, RP1, RP2 uso) like the transmitter HF section diagnostic, L_SUBST High, TX_BLNK Off, RX_BLNK ON.
Sheet Transmitter Pulse_Section shows the status register. P_BNK0..P_BNK3 select the pulsbank, in our example TX HF Diag has number 8. L_SUBST is MSB of the higher nibble, worth 8. TX_BLNK is off, RX_BLNK is bit 2^1 in the higher nibble worth 2. The new Values is (1 * 8 + 0 * 4 + 1 * 2) = 10 => A hexadecimal for the high nibble, 8 (TX HF DIAG) for the low nibble. Compose the two nibbles to A8.
Return to normal lock mode either with Initialize BSMS or with a hardware reset (red button on board BSMS CPU, located at the very left of the BSMS.)

Figure 23: Mode Register (L-TX IC27)



Manuel loading of the Mode Register with 2 hex numbers (bsms.exe)

Homospoil 14.0.15

Reserve, not in use.

Options 14.0.16

Different development and debug tools.
‘w’: Load the PLL with a special bitframe.
‘x’: load DDS with a special bitframe.
‘y’: Test controller DAC, Testfeature for the controller DAC (IC16).
0: Sets 0, TP 3 = 0V, H0_CURRENT = 0mA
1: Sets +1, TP 3 = 10V, H0_CURRENT = 1.71mA
2: Sets -1, TP 3 = -10V, H0_CURRENT = -1.71mA.
Rewrite the DAC after using with 0!.
‘z’: Read only, Locklost parameter.

Save Lock Settings 14.0.17

The current lock settings are saved to disk.

Load Lock Settings 14.0.18

Load lock settings with the values of a former lock configuration

Autolock H0 Calibration 14.0.19

This selection is not in the LCB menu, but in can be found in the following menu:
-> 5 BSMS system functions ...
-> 9 Calibration Procedures
-> 7 Autolock H0 calibration procedure

The current source on the LCB is built with analogue components and has therefore a finite accuracy. This fact causes sometimes an Autolock failure. With an exact adjustment of the current source the performance of the autolock can be increased. This calibration must be done only once after the installation of the new software (BSMS 931105). It must be repeated after every change of the CPU or LCB. The calibration factor can be stored with a ’save config’. The calibration factor is only being used during the autolock procedure.

For proper calibration follow the instructions in the BSMS servicetool.

Lock Error Messages 15

Error Descriptions 15.1

The following Lock error messages may be displayed during start-up or operation of the BSMS.

Table 12. Lock Error Messages in alphabetical order

ERROR MESSAGE	ERROR DESCRIPTION	SIGNALS Note: Signals of the serial bus (power, gain phase, shift etc.) are only active during a process change
LOCK Error 11	Lock boots only from the Boot EPROM (IC26, LCB), there is no applications software in the Flash-EPROM (IC27, LCB). The error may be corrected by loading the lock software.	
LOCK ContDACError Error 142	Displayed if the DSP is not answering to a host request.	
LOCK DDSFreqBusError Error 133	Active if a DDS frequency shift could not be loaded correctly. The microprocessor on the lock controller board loads the shift register (IC7, IC8, IC9, IC10) in the Lock Transmitter via a serial bus during a frequency-shift setting. The digital frequency value is read in again by the microprocessor and compared with the transmitted value. If the values are not the same, a LOCK DDS Freq Bus Error is generated.	WR˜ CLK CS1_DDS CS2_DDS DATA LOCK FREQ_RETURN
LOCK DDSPhaseBusError Error 132	This is displayed if the DDS Phase could not be loaded. The microprocessor on the lock controller board loads the shift register (IC7, IC10) in the Lock Transmitter via a serial bus during a phase setting. The digital phase value is read back in by the microprocessor and compared with the transmitted value. If the values are not the same, a DDS Phase Bus Error is generated.	WR˜ CLK CS2_DDS DATA PHASE_RETURN
LOCK Device is ASX Error 165	This Error occurs when the lock system is configured as ASX.(If the lock controller finds no transmitter and receiver in the BSMS rack, it will be configured automatically as an ASX device.) and a function is chosen which is not available in ASX applications.	
LOCK DP_RAMError Error 15	This means that Read/Write is not possible for one or more memory locations in the Dual Port RAM (IC36 LCB).	
LOCK DSPDisplayError Error 145	Appears if DSP does not answer to a host request.	

Table 12. Lock Error Messages in alphabetical order

ERROR MESSAGE	ERROR DESCRIPTION	SIGNALS Note: Signals of the serial bus (power, gain phase, shift etc.) are only active during a process change
LOCK DSPDownLoadError Error 135	Displayed if Downloading is not correctly completed. During Lock Booting the DSP software is loaded into DSP Ram by the microprocessor via the DSP (IC19 on the LCB). After this error several more DSP ERROR messages are displayed but these are of no significance in this instance.	
LOCK DSPFieldError Error 136	 Displayed if DSP does not answer to Hostrequest	
LOCK DSPLockDCError Error 139		
LOCK DSPLoopGainError Error 140		
LOCK DSPLoopTimeError Error 141		
LOCK DSPNoSerialData Error 146	Appears if there is no serial data at the DSP on the lock controller board. The data comes from the Receiver's A/D converter (IC9). Other possible causes: - The Pulse Section in the transmitter is not working correctly - 10 MHz reference is not connected. **Note:** Different error messages may appear with the LOCK DSP No Serial Data warning. If this is the case fix the Serial Data problem first and the other message will most likely disappear.	SCK SRD FSR RP1_C PL_CLK HC_10MHZ ADC_CONV.
LOCK DSP RAM Checksum Error 148	Appears if downloading of the DSP application software was done, but the Microcontroller and the DSP calculated different Checksums Possible Causes: - Failure on the Host Bus, some bits missing at the DSP side - Parts of the DSP Processor system on the LCB do not work correctly (IC18, IC19, IC20)	LCB: uP: A0..A2 uP: D0..D7 uP: Bus Control Signals DSP : whole DSP Processor system
LOCK DSP SwAmplError Error 138	 Displayed if DSP does not answer to Hostrequest	
LOCK DSP SwRateError Error 137		
LOCK EraseFail Error 37	Special algorithms allow an insystem programming of the Flash EPROM. If an erase cycle of a memory location fails, downloading will stop immediately. If this error happens twice, contact your next Bruker service agent or replace board LCB. To restart the download, reset the BSMS and clear the LOCK Errormessage #11.(The lock uses only the booteprom, no valid application software in its program memory).	

Table 12. Lock Error Messages in alphabetical order

ERROR MESSAGE	ERROR DESCRIPTION	SIGNALS Note: Signals of the serial bus (power, gain phase, shift etc.) are only active during a process change
LOCK ErrorOnLCB Error 4	This is displayed if the CPU, Keyboard or X32 ignore an error that is detected by the Lock and sent to the CPU.	
LOCK Error_Startchar Error 30	The lock application software is a INTEL Hex file. If the starting character of any line in this file violates the format specifications downloading will stop immediately. To restart the download, reset the BSMS and clear the LOCK Errormessage #11.(The lock uses only the booteprom, no valid application software in its program memory).	
LOCK FFAError Error 143	Appears if the DSP FFA is not correctly completed within a certain time period. Possible Causes: - Signal ADC_CONV (L-RX) is not available - ADC (IC9) on the lock receiver is defect.	
LOCK GainBusError Error 130	Displayed if RF Gain could not be loaded. The microprocessor on the lock controller board loads the D/A converter in the Lock Receiver (IC10) via a serial Bus during a Gain-setting. The microprocessor reads the digital Gain value back in and compares it with the transmitted value. If the values are not the same a Gain Bus Error is generated.	WR~ CLK CS_Gain DATA DATA_RETURN
LOCK HF Power Supply Failure Error 157	All analog power supplies (LOCK_P15V, LOCK_N15V, LOCK_P5V and LOCK_N5V) are checked by the Microcontroller. The supplies are multiplied by a individual factor and added to a common signal L-RX, IC18). Possible Causes: - One or several Supplies missing. - Some Power Supplies do not fulfil their specifications.	MUX L-RX (IC19) Pin 10 LOCK_P15V LOCK_N15V LOCK_P5V LOCK_5V
LOCK HWTesterIsOff Error 50	Function is only available in Hardware Testmode.	
LOCK HWTesterIsOn Error 51	System is not available as the Hardware Testmode is active. Switch to the normal Mode with ‘Reset’.	
LOCK ModeBusError Error 134	Appears if the Mode could not be loaded. The microprocessor on the LCB loads the transmitter shift register (IC27) via a serial Bus using a Mode change (e.g. FFA and Normal Lock Mode). The mode settings are read into the microprocessor again and compared with the transmitted values. If the values differ, a Mode Bus Error is generated.	WR~ CLK CS_CNTR DATA STATUS_DATAR
LOCK No Communication with DSP Error 149	This error appears, if the DSP does not clear its host interface receive registers. Normally, this registers are released after a read cycle by the DSP semiconductor Possible Causes: - Protocol Failure at the Host Bus. - Control Signals for Host Bus are not generated correctly.	LCB: DSP_HEN~ DSP_HR_W~ uP: A0..A2 uP: D0..D7

Table 12. Lock Error Messages in alphabetical order

ERROR MESSAGE	ERROR DESCRIPTION	SIGNALS Note: Signals of the serial bus (power, gain phase, shift etc.) are only active during a process change
LOCK No Error Error 0	The LOCK received a delete error command although no error is flagged . This error may appear if synchronization problems between the Keyboard/BSMSCPU and the LOCK system exist.	
LOCK No Function in Progress Error 53	The LOCK received a kill task command although no function is running. This error may appear if synchronization problems between the UXNMR/BSMSTOOL and the LOCK system exist.	
LOCK No FFA Amplifier Signal Error 156	The Microcontroller measures the level of the 2H-TR out signal in a special FFA mode Possible Causes: - The Pulse Section in the transmitter is not working correctly - 10 MHz reference is not connected. - FFA Amplifier is not working correctly (L-TX, T7). - No normal lock mode output signal **If any other errors appear in addition then attend to them first**.	Diagnostic Channel Pulsbank Nr 9 Signalname DIAG_1 AGC_OUT FFA L_SUBST ADC_CONV TP
LOCK No FFASignal Found Error 144	Displayed if no lock signal can be found after activating the Autolock. Possible Causes: - Correct Field is more than +- 1000 Hz away from the Lock NMR Signal - There is no sample in the magnet - Incorrect Signal Path: Probehead, Preamplifier, Receiver	
LOCK No H0 Coilcurrent Error 150	There is no current present in the H0 coil. Possible Causes: - Coil not connected - H0 current source on the controller board is defect. - Power amplifier IC7 and resistor R11 are burnt out. **If the Error 'Lock DSP No Serial Data' appears in addition then attend to it first**.	
LOCK No Option Error 162	Fluorine Option is not connected.	

Table 12. Lock Error Messages in alphabetical order

ERROR MESSAGE	ERROR DESCRIPTION	SIGNALS Note: Signals of the serial bus (power, gain phase, shift etc.) are only active during a process change
LOCK No Quadmixer Signal Error 152	The Microcontroller measures the level of the LOCK Local Oscillator (2H-LO) . The 2H-LO frequency is generated in the quadrature mixer from the DDS and the assisting frequency N * 10MHz. Possible Causes: - The Pulse Section in the transmitter is not working correctly - 10 MHz reference is not connected. - N * 10Hz frequency multiplier is not working. - SSB-Mixer is not working correctly (L-TX: M6, M7) **If the Error 'Lock DSP No Serial Data' appears in addition then attend to it first**. **If the Error 'Lock No T2H DDSSignal' appears in addition then attend to it first**.	Diagnostic Channel Pulsbank Nr 7 Signalname DIAG_3 DDS_OUT N*10MHz ADC_CONV PL_CLK HC_10MHz
LOCK No RFOut Signal Error 155	The Microcontroller measures the level of the Transmitter 2H-TR Output in CW Mode. Possible Causes: - The Pulse Section in the transmitter is not working correctly - 10 MHz reference is not connected. - AGC amplifiers are not working correctly - Output amplifier is not working correctly **If any other errors appear in addition then attend to them first**.	Diagnostic Channel Pulsbank Nr 8 Signalname DIAG_1 L-TX: UAGC 2H_LO AGC_OUT FFA 19F_OPT L_SUBST
LOCK NotSameBootRoutine Error 39	The lock boots from an EPROM. The boot routine stored in this EPROM must correspond to the downloaded application software. The "download all boards" function in the BSMS service tool guarantees software consistency. To restart downloading, take out jumper 6, reset the BSMS, clear the lock errormessage #11 and start "download all boards". After the download has been done, the lock remains in error state #11. Put in jumper 6 and reset the BSMS once again.	
LOCK No T2H DDSSignal Error 151	The Microcontroller measure the Amplitude of the Direct Digital Synthesizer (DDS) Frequency Out. The DDS is located on Transmitter L-TX. Possible Causes: - The Pulse Section in the transmitter is not working correctly - 10 MHz reference is not connected. - The DDS and his control logic is not working correctly. - DDS Clock Multiplier is not working correctly - Problems with the LOCK serial bus. - Receiver A/D Converter (IC9) or MUX (IC19) **If the Error 'Lock DSP No Serial Data' appears in addition then attend to it first**.	Diagnostic Channel Pulsbank Nr 6 Signalname DIAG_2 ADC_CONV PHASE_LOAD2 DDS_CLK PL_CLK HC_10MHz

Table 12. Lock Error Messages in alphabetical order

ERROR MESSAGE	ERROR DESCRIPTION	SIGNALS Note: Signals of the serial bus (power, gain phase, shift etc.) are only active during a process change
LOCK No Z0_Compensation on LCB Error 164	A piggy board(Z4P2934) may be plugged into the LCB for Z0 compensation. The analog input of this board is then added to the H0 component of the field DAC. This error appears when the analog input is asserted although no piggy board is in system.	
LOCK PLL ERROR Error 163	In 19F operations, the lock frequency consists of the DDS frequency, a N*10MHz Term and a PLL (Phase Loop Lock) N*1MHz Term. When the controller loads the PLL with a new frequency value and the PLL can not lock to it within 600msec the error will appear. Problems with the option board or the connector may exist.	PLL_LOCKIN CONT_DATAR CONT_DATA WR~ CLK
LOCK Power Bus Error Error 131	Appears if the Lock Power could not be loaded. The microprocessor on the controller board loads a Power setting into the Transmitter's D/A converter (IC5) via a Serial Bus. The digital Power setting is read back from the microprocessor and compared with the transmitted values. If the values are not the same a Power Bus Error is generated.	WR~ CLK CS_PWR DATA PWR_RETURN
LOCK PowerFail Error 13	This error may appear if either a voltage fluctuation was detected on the Lock Controller Board. (IC5 monitors the +5V (VCC) supply on the LCB) or the LOCK executed a software reset. (For example after a manual Download.) Use the Init feature in the BSMS tool to maintain regular lock operation.	
LOCK ProgrammerFail Error 36	Special algorithms allow an insystem programming of the Flash EPROM. If an erase or program cycle of a memory location fails, downloading will stop immediately. If this error happens twice, contact your local Bruker service agent or replace board LCB. To restart the download, reset the BSMS and clear the LOCK Errormessage #11.(The lock uses only the booteprom, no valid application software in its program memory).	
LOCK RAM Error Error 10	One or more memory locations in the RAM (IC28 on LCB) are not Write/Readable.	
LOCK Rtx_Create Error Error 22	The LOCK operating system could not create a new task and therefore will not operate properly. A loss of some boot- or application software codes may result this error.	

Table 12. Lock Error Messages in alphabetical order

ERROR MESSAGE	ERROR DESCRIPTION	SIGNALS Note: Signals of the serial bus (power, gain phase, shift etc.) are only active during a process change
LOCK RX AGC Voltage Failure Error 158	The control voltage for the Receiver AGC Amplifiers is checked by the Microprocessor. Possible Causes: - The Pulse Section in the transmitter is not working correctly - 10 MHz reference is not connected. - Problems with the serial bus - AGC Voltage Control Unit is not working correctly (L-RX: IC10, IC12) - Temperature Compensation for AGC Voltage does not work (IC25) - The Receiver A/DC (IC9) does not work properly	Diagnostic Channel Pulsbank Nr 10 Signalname UAGC ADC_CONV PL_CLK HC_10MHz Serial Bus
LOCK RxTyp <> TxTyp Error 160	Lock Receiver and Transmitter have incompatible frequencies. Incorrect Receiver or Transmitter is in the BSMS rack. If this message is displayed after a long period of operation the microprocessor analog input is probably defect.	
LOCK RxOpt <> TxOpt Error 161	Incompatible Options modules are installed in the Receiver and Transmitter.	
LOCK Syntax Error Error 20	Appears if the CPU transfers undefined Syntax.	
LOCK Too much Noise on ADC Error 153	With minimal RFGain, the Receiver Noise is measured. Possible Causes: - The Pulse Section in the transmitter is not working correctly - 10 MHz reference is not connected. - Failure in Receiver Acquisition Section (IC9) - Too much noise in Receiver HF-Section - Too much noise in Receiver NF-Section - Failure in AGC Control Voltage Unit **If the Error 'Lock RX AGC Voltage Failure' appears in addition then attend to it first**.	Diagnostic Channel Pulsbank Nr 5 NF1..NF4 NF_OUT UAGC UAGC2 ADC_CONV PL_CLK HC_10MHz RP1
LOCK Watchdog Error 3	The watchdog in the lock system was activated. The users tried to execute functions which are not supported while the watchdog is on. Deactivate the watchdog in the BSMSTOOL first and try it again.	
LOCK Wrong Datacount Error 31	The lock application software is a INTEL Hex file. If the length of any line in this file violates the format specifications downloading will stop immediately. Your downloaded file is damaged, contact your local Bruker service agent for a correct LOCKxx.HEX file. To restart the download, reset the BSMS and clear the LOCK Errormessage #11.(The lock uses only the booteprom, no valid application software in its program memory).	

Table 12. Lock Error Messages in alphabetical order

ERROR MESSAGE	ERROR DESCRIPTION	SIGNALS Note: Signals of the serial bus (power, gain phase, shift etc.) are only active during a process change
LOCK Wrongaddress Error 32	The lock application software is a INTEL Hex file. If any address in this file is bigger than the uController(80C535) serves with its addressbus(0xFFFF) downloading will stop immediately. Your download file is damaged, contact your local Bruker service agent for a correct LOCKxx.HEX file. To restart the download, reset the BSMS and clear the LOCK Errormessage #11.(The lock uses only the booteprom, no valid application software in its program memory).	
LOCK Wrong AppSW Error 12	The lock boots from an EPROM. The bootroutine stored in this EPROM gets an lock specific identifier. While the lock powers up, the boot identifier is compared to the application software identifier. The ”download all boards” function in the BSMS service tool guarantees software consistency. To restart downloading, take out jumper 6, reset the BSMS, clear the lock errormessage #11 and start “download all boards“. After the download has been done, the lock remains in errorstate #11. Put in jumper 6 and reset the BSMS once again.	
LOCK WrongRecord Type Error 33	The lock application software is a INTEL Hex file. If any line record type specifier violates the format specifications downloading will stop immediately. Your download file is damaged, contact your local Bruker service agent for a correct LOCKxx.HEX file. To restart the download, reset the BSMS and clear the LOCK Errormessage #11.(The lock uses only the booteprom, no valid application software in its program memory).	
LOCK WrongCheckSum Error 34	The lock application software is a INTEL Hex file. Every line in this file gets a checksum. The lock calculates for each line its own checksum and compares them. If a checksum differs from the calculated checksum downloading will stop immediately. Your download file is damaged, contact your local Bruker service agent for a correct LOCKxx.HEX file. To restart the download, reset the BSMS and clear the LOCK Errormessage #11.(The lock uses only the booteprom, no valid application software in its program memory).	
LOCK WrongTransmissionCheck Error 38	The lock application software is a INTEL Hex file. A stopline indicates the end of file. If this end of file line violates the file specification downloading will stop immediately. Your download file is damaged, call your local Bruker service agent for a correct LOCKxx.HEX file. To restart the download, reset the BSMS and clear the LOCK Errormessage #11.(The lock uses only the booteprom, no valid application software in its program memory).	

Appendix A

Technical Data for the H0 Coil A.1

Table 13. Technical Data for the H0 Coil

H0 - Coil Type	Transfer Constant [G/Amp]	Transfer Constant for 1H [kHz/A]	Transfer Constant for 2D [kHz/A]	Resistance [Ω]	Induction [mH]
Standard Bore	110	468.33	71.9	135	27
Wide Bore (previous versions)	86.8	369.55	56.7	136	51
Wide Bore (new version)	76.4	325.27	49.9	140	63
Super Wide Bore (previous versions)	54	229.91	35.3	107	144
Super Wide Bore (new version)	53.85	229.27	35.2	126	178

Regulating Range A.2

Table 14. H0 Frequency and Regulating Range

H0 - Coil Type	H0 Frequency Range [kHz] (@ 2D)	Regulating Range [Hz] (@2D)
Standard Bore Lock Software: „lockae.hex“ or later	+ -12.3	+ -122 +195,-49
Wide Bore (previous versions) Lock Software: „lockae.hex“ or later	+ -9.7	+ -96 +154,-39
WideBore (new version) Lock Software: „lockae.hex“ or later	+ -8.5	+ -84 +134,-34
Super Wide Bore (previous versions) Lock Software: „lockae.hex“ or later	+ -6	+ -59 +94,-24
Super Wide Bore (new version) Lock Software: „lockae.hex“ or later	+ -6	+ -59 +94,-24

Frequency Generation A.3

The following tables give more information about frequency generation in the transmitter. The 2H and Fluorine frequencies are generated by mixing a multiple of 10 MHz (and 1MHz for Fluorine) and a DDS frequency.

Table 15. Deuterium Frequencie which correspond with the old Analog-Lock

Instrument	Deuterium Frequency	Mixing Frequencies		Variation
	f_{2H} [MHz]	N*10 [MHz]	+ - f_{DDS} [MHz]	[MHz]
200	30.721754	20	+10.721754	+ - 0.5
250	38.397193	50	-11.602807	+ - 0.5
300	46.072632	60	- 13.927368	+ - 1
360	55.283158	70	-14.716842	+ - 1
400	61.423509	50	+ 11.423509	+ - 1
500	76.774’386	90	- 13.225614	+ - 1
600	92.125’263	80	+ 12.125263	+ - 1
750	115.151’579	100	+ 15.151579	+ - 1

The following table contains the recommended ‘new’ Lock-Frequencies. These corresponds with the factory configuration of the BSMS. The advantage of this frequency is that in a locked system and a correct set Lock-Shift to the corresponding solvent, the TMS line appears at the exact frequency (for instance 500.13000MHz).

Table 16. New Deuterium Frequencies

Instrument	Deuterium Frequency	Mixing Frequencies		Variation
	f_{2H} [MHz]	N*10 [MHz]	+ - f_{DDS} [MHz]	[MHz]
200	30.721174	20	+10.721174	+ - 0.5
250	38.396478	50	-11.603522	+ - 0.5
300	46.071782	60	- 13.928218	+ - 1
360	55.282148	70	-14.717852	+ - 1

Instrument	Deuterium Frequency	Mixing Frequencies		Variation
	f_{2H} [MHz]	N*10 [MHz]	+ - f_{DDS} [MHz]	[MHz]
400	61.422391	50	+ 11.422391	+ - 1
500	76.773000	90	- 13.227000	+ - 1
600	92.123609	80	+ 12.123609	+ - 1
750	115.149522	100	+ 15.149522	+ - 1

The fluorine-frequencies are calculated by multiplying the deuterium frequencies with a constant factor.

$f_{19F(CFCl3)} = f_{2H(0ppm)} * 6.129657558$

The exact generation of the fluorine frequency is described in the following table.

Table 17. Fluorine Frequency Generation

Instrument	Fluorine Frequency	Mixing Frequencies			Variation
	f_{19F} ($CFCl_3$) [MHz]	M*1 [MHz]	+ N*10 [MHz]	+ - f_{DDS} [MHz]	[MHz]
200	188.310273	158	20	+ 10.310273	+ - 0.5
250	235.357261	197	50	- 11.642739	+ - 0.5
300	282.404249	236	60	- 13.595751	+ - 1
360	338.860634	284	70	- 15.139366	+ - 1
400	376.498225	315	50	+ 11.498225	+ - 1
500	470.592200	394	90	- 13.407800	+ - 1
600	564.686176	472	80	+ 12.686176	+ - 1
750	705.827139	590	100	+ 15.827139	+ - 1

Table 18. Some Representative 2H Chemical Shifts

Compound	Shift [ppm] Referenced to TMS
Acetic	2.03
Aceton	2.04
$CDCL_3$	7.24
CD_2Cl_2	5.32
CD_3CN	1.93
C_6D_6	7.28
D_2O	4.70
DEE	1.07
DME	3.30
DMF	2.91
DMSO	2.49
Dioxan	3.53
EtOH	1.11
MeOH	3.30
THF	1.73
Tol	2.09
Pyr	8.71

Table 19. Some Representative 19F Chemical Shifts Referenced to $CFCl_3$

Compound	Shift [ppm] Referenced to $CFCl_3$
C_6F_6	-163
$F_2C=CF_2$	-135
CF_2Cl_2	-8
CF_2Br_2	7
$CFBr_3$	7.4

List of Current Bruker NMR Instruments A.5

AC-F/AC-P: 100, 200, 250, 300, 400 MHz

AMX: 200-600 MHz

AMXR: 200, 300, 360, 400, 500, 600 MHz

MSL: 90-500 MHz

(Source: Bruker Almanac ‘92)

List of Abbreviations Used A.6

ADC	→	Analog to Digital Converter
AGC	→	Automatic Gain Control
BP	→	Band Pass Filter
BSMS	→	Bruker Smart Magnet Control System (Bruker Product Name)
CPU	→	Central Processor Unit
DAC	→	Digital to Analog Converter
DDS	→	Direct Digital Synthesizer
DPR	→	Dual Port RAM
DSP	→	Digital Signal Processor
ECL	→	Emitter Coupled Logic
EPLD	→	Electrical Programmable Llogical Device
FFA	→	Fast Field Adjustment
HF	→	High Frequency
HP	→	High Pass Filter
HPPR	→	High Performance Preamplifier (Bruker Product Name)
IF	→	Intermediate Frequency
LCB	→	Lock Controller Board
LF	→	Low Frequency
LO	→	Local Oscillator
LP	→	Low Pass Filter
L - RX	→	Lock Receiver
L - TX	→	Lock Transmitter
µP	→	Micro Processor
OP	→	Operational Amplifier
PA	→	Power Amplifier
RCP	→	Realtime Clock Pulse
RP	→	Receiver Pulse
SCB	→	Shim Control Board
SLCB	→	Sample and Level Control Board
SNR	→	Signal to Noise Ratio
SSB	→	Single Side Band
TP	→	Transmitter Pulse

Appendix

List of Figures

B

List of Tables

Schematics

D

On the following pages you will find the schematics, component plans and component lists of the different Lock-Boards in the following order:

Lock Back Plane (User Bus)

Lock Transmitter Index B

- Transmitter schematics
- Transmitter component plan
- Transmitter component list

Lock Transmitter Index C

- Transmitter schematics
- Transmitter component plan
- Transmitter component list

19F - Transmitter - Option Index A

- 19F-Option (Transmitter) schematics
- 19F-Option (Transmitter) componentplan
- 19F-Option (Transmitter) component list

Lock Receiver Index C

- Receiver schematics
- Receiver component plan
- Receiver component list

Lock Receiver Index D and E (same schematics)

- Receiver schematics
- Receiver component plan
- Receiver component list

19F - Receiver - Option Index A

- 19F-Option (Receiver) schematics
- 19F-Option (Receiver) componentplan
- 19F-Option (Receiver) component list

Lock Controller Index A

- Controller schematics
- Controller component plan

- Controller component list

Lock Controller Index B and C (same schematics)

- Controller schematics
- Controller component plan
- Controller component list

Lock RS232 Piggy-Board

- RS232 Piggy-Board schematics
- RS232 Piggy-Board component plan
- RS232 Piggy-Board component list

Z0-Compensation (Option)

- Z0-Compensation schematics
- Z0-Compensation component plan
- Z0-Compensation component list

Cables

-Lock Display Cable (RS232)

-Lock Display Cable for GT01

Lock Test Equipment Index A

- Test Equipment schematics
- Test Equipment component plan
- Test Equipment component list

Lock Block Diagram

Lock Back Plane

Front View



Lock Transmitter (Index B)

Lock Transmitter (Index C)

19F -Transmitter - Option (Index A)

Lock Receiver (Index C)

Lock Receiver (Index D, E)

19F - Receiver - Option (Index A)

Lock Controller (Index A)

Lock Controller (Index B, C)

Lock RS232 Biggy-Board

Z0-Compensation (Option)

Cables

Test Equipment (Index A)